2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Novocell Semiconductor, Inc. to Provide OTP Solution Across Multiple IBM Foundry Semiconductor Process Nodes
Hermitage PA, February 14, 2011 -- Novocell Semiconductor, Inc., today announces it will provide one-time programmable (OTP) memory solutions spanning fourteen different IBM Foundry Semiconductor processes. Novocell will qualify its OTP memory in the 350, 250, 180, 130, and 90nm IBM nodes.
“Novocell is pleased that IBM has selected our unique technology for migrating a core OTP solution over multiple nodes and process variants,” said Steven Warner, Novocell’s CEO/President.
Novocell provides a fully enabled, drop-in array that is programmable with standard I/O inputs, no special pins or optional charge pumps are required. 100% reliability is assured through NovoBlox’s unique SmartBit technology that provides real-time, programming feedback. NovoBlox OTP will provide IBM with an area-saving, reliable compliment to the IBM e-fuse.
About Novocell Semiconductor, Inc.:
Novocell Semiconductor, Inc., specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell is the only provider of 2nTP, the first multi-time write antifuse memory IP. NovoBlox OTP and 2nTP are the reliability leading antifuse memories proven to have zero tail bit failures within operating ranges and 30 years of data retention. The technology is available and is scalable from 350nm to 45nm and beyond. For more information, please visit: www.novocellsemi.com.
|
Silicon Storage Technology, Inc. Hot IP
Related News
- Novocell Smartbit Antifuse OTP NVM Memory Validated at IBM Foundry at Processes from 350nm to 130nm
- Cosmic Circuits announces portfolio of Analog-to-Digital Converter IP-cores for Monitoring Applications across multiple process nodes
- Alphawave Semi Expands Partnership with Samsung Foundry to Further Drive Innovation at Advanced Semiconductor Nodes
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- Siemens extends support of multiple IC design solutions for Samsung Foundry's latest process technologies
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |