MIPS Technologies Gains Further Traction in Mobile Baseband Designs
Mobile Devices, Inc. Licenses MIPS® Processor Cores for Mobile and Wireless Applications
MOBILE WORLD CONGRESS, Barcelona - February 14, 2011 - MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer, home networking, wireless, communications and business applications, today announced that Mobile Devices, Inc., a Taiwan-based fabless designer of baseband systems-on-chips (SoCs), has licensed the MIPS32® M14Kc core for development of SoCs targeting wireless and mobile applications. The award-winning M14Kc core leverages advanced code compression technology to deliver high performance of 1.5 DMIPS/MHz while reducing code size by up to 35%, translating to significant silicon cost savings.
"As an emerging player in GSM baseband solutions for wireless and mobile applications, Mobile Devices is pleased to work closely with MIPS Technologies to deliver differentiated platforms and total solutions for these markets," said SC Liu, president, Mobile Devices. "The industry-standard M14Kc core offers high performance and low power consumption with groundbreaking code compression technology. With MIPS, we are helping our customers bring robust solutions to market quickly at the lowest possible cost."
"MIPS Technologies has a growing footprint in the mobile arena, as an increasing number of companies recognize the benefits of the MIPS architecture for mobile applications processing, baseband processing, wireless and related technologies," said Art Swift, vice president of marketing and business development, MIPS Technologies. "The high performance, power efficiency and scalability of the MIPS architecture make it ideal for applications ranging from mobile handsets to mobile infrastructure. We are pleased that Mobile Devices has selected MIPS for its next generation of baseband solutions."
MIPS32 M14K Core Family with microMIPS
The M14K core family is the first to incorporate the microMIPS code compression Instruction Set Architecture (ISA). microMIPS offers uncompromised 32-bit performance with exceptional code density by using an optimal combination of 16- and 32-bit instructions. Executing the microMIPS ISA achieves 98% of the performance with a 35% reduction in code size relative to MIPS32-only mode. The M14Kc processor core is a high-performance, compact, low-power design that delivers a superior solution for cost-sensitive embedded applications such as home entertainment, personal entertainment and home networking.
About Mobile Devices, Inc.
Mobile Devices, Inc. offers SoC design platforms and solutions for the wireless communication industry in China, Japan, Taiwan, and Thailand. It provides wireless communication IC designs and total reference platform designs. The company offers a PHS baseband solution that includes MP3 playback, T-card controller, USB, Layer1, Layer2, Layer3, and MMI reference designs for use in home box modules and dual-mode modules of cellular phones and cordless phones. Mobile Devices, Inc. has strategic partnerships with UMC Group and iD SoftCapital Group. The company was founded in 2004 and is headquartered in Jhubei City, Taiwan. For more information, visit www.mdv.com.tw.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NASDAQ: MIPS) is a leading provider of industry-standard processor architectures and cores that power some of the world's most popular products for the home entertainment, communications, networking and portable multimedia markets. These include broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Sunnyvale, California, with offices worldwide. For more information, contact (408) 530-5000 or visit www.mips.com.
|
Related News
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys Advances Designs on TSMC N3E Process with Production-Proven EDA Flows and Broadest IP Portfolio for AI, Mobile and HPC Applications
- Synopsys and Samsung Foundry Enable 3nm Process Technology for Power- and Performance-Demanding Mobile, HPC and AI Designs
- New Cadence Xcelium Apps Accelerate Simulation-Based Verification for Automotive, Mobile and Hyperscale Designs
- Synopsys Drives Chip Innovation for Next-Generation Mobile and HPC Designs on TSMC N3E and N4P Processes
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |