Ridgetop Group Offers IP License Rebate to Celebrate its Participation in Altera's AMPP Partnership Program
TUCSON, Ariz.-- February 17, 2011 -- Ridgetop Group Inc., a leading designer of proven electronic prognostic tools such as the real-time ball grid array (BGA) health monitoring IP block, Solder Joint Built-In Self-Test™ (SJ BIST™), is celebrating its joining Altera Corporation’s AMPP℠ intellectual property (IP) partnership program by offering a special license fee rebate. Altera now lists SJ BIST prognostic monitoring of BGAs in its FPGA IP partner library. This partnership enables Altera’s customers to easily locate and insert Ridgetop’s validated SJ BIST health monitoring IP into their critical applications. SJ BIST is listed in Altera’s IP partners library at http://www.altera.com/products/ip/ampp/ampp1.html.
Ridgetop’s Director of Sales, Phil Davies, commented, “We are pleased to extend a special invitation to all Altera customers to take advantage of Ridgetop joining this program. In celebration, Ridgetop will rebate 25% of the list price for each SJ BIST IP Evaluation License fee for Altera’s FPGA customer orders received through March 31, 2011. This temporary offer allows customers to confirm the value of Ridgetop’s embedded real-time SJ BIST sensor IP by applying it in their critical deployed products, or in initial accelerated lifecycle testing of BGA and CGA packages, stacked chips and flip chips.” Call your local Ridgetop sales representative or contact marketing@ridgetopgroup.com for details and conditions of this special offer.
FPGAs are widely used for their flexibility and ease of use in electronic designs. Using high-density ball grid array (BGA) packages, the devices rely upon individual solder balls to attach the FPGA to a printed circuit board (PCB). Ridgetop’s unique patented method incorporates an easily instantiated real-time monitoring technique for FPGAs used in harsh, high-vibration environments where early detection of problems is warranted. Ridgetop provides a prognostic sensor for monitoring these solder joints with its SJ BIST product, which has been rigorously tested by major U.S. government prime contractors and NASA.
About Ridgetop Group
Based in Tucson, Arizona, Ridgetop Group is the world leader in providing advanced electronic prognostics and health management (ePHM) solutions, semiconductor IP blocks, and built-in self-test (BIST) solutions for critical applications. The company maintains business divisions for advanced radiation-hardened microelectronics, and electronic prognostics and health management (PHM) solutions for critical electronic sensing and control applications. Founded in 2000, Ridgetop has built an impressive list of aerospace, automotive and medical system customers in North America, Europe, and Asia. For more information, please visit www.RidgetopGroup.com or contact Phil Davies, Director, Sales and Marketing at 520-742-3300.
|
Ridgetop Group, Inc. Hot IP
Related News
- Ridgetop Group Joins Altera's AMPP Third-party IP Program
- Ridgetop Group's SJ BIST Solder Joint Fault Monitor to be Flight-Tested by NASA Research Center
- D'Crypt to Launch Gigabit Rijndael Cores under Altera Megafunction Partners Program (AMPP)
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- DMP Joins Altera's Design Services Network Program
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |