English
MIT, TI tip 28-nm processor
Mark LaPedus, EETimes
2/20/2011 9:05 PM EST
SAN FRANCISCO - At the 2011 International Solid-State Circuits Conference (ISSCC) here, Texas Instruments Inc. and the Massachusetts Institute of Technology (MIT) will outline what could be a major breakthrough in the gap between performance demands and battery capacity in the mobile space.
In a paper, TI and MIT will present research detailing design methodologies for a 28-nm mobile applications processor with ultra-low power. The paper-entitled ''A 28nm 0.6V Low Power Digital Signal Processor (DSP) for Mobile
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Fujitsu Semiconductor ASIC Design for 2G/3G/4G Baseband Processor in Volume Production with Synopsys 28-nm MIPI M-PHY
- New Freescale 28-nm QorIQ AMP Series Processors Deliver High-End Features and Ultra-Low-Power Operation
- Adapteva close to sampling 28-nm, 64-core coprocessor
- Altera Introduces SoC FPGAs: Integrating ARM Processor System and FPGA into 28-nm Single-Chip Solution
- Improved ARM core, other changes in TI mobile app processor
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset