English
ISSCC panel sees challenges at 20-nm
Mark LaPedus, EETimes
2/23/2011 9:02 PM EST
SAN FRANCISCO – After some debate, there is finally some consensus at the 22-/20-nm logic node-at least among leading-edge foundries.
During a panel session at the 2011 International Solid-State Circuits Conference (ISSCC) here, IBM, Globalfoundries and TSMC all agreed that they would extend planar bulk CMOS to the 22-/20-nm node. In other words, don’t expect foundries to embrace FinFETs, fully depleted SOI, multi-gate transistors or other newfangled structures at 22-/20-nm.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- TSMC Sees Fast Ramp for 20-nm
- Samsung Now Mass Producing Industry's First, 20-Nanometer 6Gb LPDDR3 Mobile DRAM
- StreamDSP Announces 20nm Device Support For its sFPDP IP Core, Enabling Serial FPDP in Altera Arria-10 and Xilinx UltraScale Devices
- TSMC expected to begin 20-nm line early
- Intel plans to crush ARM beyond 20-nm
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity