Synopsys Announces Availability of HAPS-600 High Capacity FPGA-Based Prototyping Solution
HAPS-600 Series Offers High Flexibility and Scalability for Larger FPGA-Based Prototyping Projects with up to 81 Million ASIC Gates
MOUNTAIN VIEW, Calif., March 1, 2011 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the availability of the HAPS®-600 series, the highest capacity extension of the HAPS family of FPGA-based prototyping systems. The HAPS-600 series extends FPGA-based prototyping capacity up to 81 million ASIC gates equivalent, enabling early software development for larger SoC projects. Like the HAPS-60 products, the HAPS-600 series is based on Xilinx Virtex®-6 LX760 FPGA devices and offers performance up to 200 megahertz (MHz).
The HAPS family provides an integrated and scalable hardware plus software solution that is used by hardware and software design teams to develop software, verify SoC hardware and enable hardware/software integration before tape-out. Designers can reduce initial turnaround times and subsequent iterations with the HAPS-600 series' highly automated software flow from ASIC RTL code to the FPGA-based prototype utilizing Synopsys' patented programmable switch routing technology.
"Lantiq has been a long time user of the Synopsys FPGA-based prototyping solution. We have now adopted the HAPS-600 series as it provides greater capacity, high performance, and flexibility in terms of system board routing. The comprehensive integration of hardware and software components together with the excellent Synopsys customer support made it possible to quickly map our first ASIC design onto the system. We were able to provide a working prototype to our system development team within a quite short period of time," said Alexander Haggenmiller, Director Central R&D, Lantiq. "The HAPS-600 systems allow us to start software development and system integration very early in the project phase. With these prototyping systems, we will be able to complete our upcoming complex SoC projects faster."
Like the HAPS-60 series, the HAPS-600 series includes native integration of the Universal Multi-Resource Bus (UMRBus) which allows users to ease system bring-up with co-simulation capabilities. The UMRBus also accelerates system-level verification with SCE-MI 2.0 transaction-based verification and provides links to Synopsys' virtual prototyping solution. In addition, the HAPS-600 series offers enhanced design visibility reducing debug time as well as remote prototype management improving productivity for globally distributed teams. Design teams also benefit from the HAPS-600 series' support of Synopsys' DesignWare® IP, which ensures that the same IP code used in the design is also available within the FPGA-based prototype.
"The HAPS-600 series delivers the capacity, flexibility, speed and ease-of-use developers of larger SoC designs need to achieve more thorough system verification and earlier software development," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "Lantiq's success in developing complex SoCs for the networking and digital home markets requires proven technology and the optimal combination of high-performance, high-capacity hardware with the comprehensive software tool flow that HAPS delivers."
Availability
The HAPS-600 series is available immediately. For more information, please visit: www.synopsys.com/haps600. Synopsys will demonstrate a HAPS-600 system at the DVCon 2011 conference held in San Jose, Calif. on March 1-2, 2011.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' New HAPS-80 FPGA-Based Prototyping Solution Delivers Up to 100 MHz System Performance
- Synopsys Extends HAPS-70 Prototyping Family with New Solution Optimized for IP and Subsystems
- New FPGA-Based Prototyping Solution Delivers Up To 3x System Performance Improvement
- Synopsys Extends HAPS Debug Visibility by 100X
- Latest Synopsys FPGA-Based Prototyping Tool Releases Improve Speed and Turnaround Time
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |