Sibridge Technologies VIPs adopt UVM 1.0
Santa Clara, CA 1st March, 2011: Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC design & verification and Embedded solutions, today at DVCON announced the adoption of Universal Verification Methodology (UVM 1.0) for its suite of Verification IPs. The company offers a suite of Design IP (DIP) and Verification IP (VIP) for industry-standard interfaces including PCI Express Gen 1.1, 2.0, 3.0, Ethernet 100G/40G/10G/1G/100M/10M, USB 2.0/3.0, AMBA AHB/AXI and I2C.With the advent and integration of UVM, Sibridge promises the ease of VIP usage with reduced time to market.
“The UVM compliant Verification IPs will enable customers to take the advantage of UVM features for increasing the productivity and making their verification environment vendor independent. The availability of UVM compliant Verification IPs will expedite the verification process and enable faster functional verification of large, complex System-on-Chip (SoC) designs.” said Samir Shroff, Vice President Engineering.
Sibridge’s UVM compliant VIPs leverage the power of SystemVerilog to provide verification engineers with highly scalable, expandable and value added verification solution. Sibridge’s teams of verification experts have helpedin developing an extensible verification environment to provide maximum functional coverage that increases the quality of Verification IPs. The power of UVM will enable customers’ with efficient usage of robust, reusable and interoperable verification IP by minimizing verification time and efforts.
About Sibridge Verification IP
Sibridge offers a large portfolio of verification IPs, comprising of PCI Express Gen 1.1, 2.0, 3.0, Ethernet 100G/40G/10G/1G/100M/10M, USB 2.0/3.0, AMBA3/4 AXI, AMBA2 AHB/APB, I2C, UART and SPI. These VIPs provide a rich set of configuration parameters for controlling VIP functionality along with built-in coverage to facilitate verification progress analysis.
About Sibridge Technologies
Sibridge Technologies provides innovative value added solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: design and verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems hardware & software design and validation for streaming media, wireless, and networking applications. The company has design centers in Ahmedabad, India and Santa Clara, USA. For more information please contact info@sibridgetech.com or visit http://www.sibridgetech.com
|
Related News
- Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
- Neurxcore leverages Aedvices VIPs for the verification of its neural processors
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
- Chiplets Get a Formal Standard with UCIe 1.0
- Khronos Releases Vulkan SC 1.0 Open Standard for Safety-Critical Accelerated Graphics and Compute
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |