Get2Chip synthesis linked to Verplex formal tool
![]() |
Get2Chip synthesis linked to Verplex formal tool
By Michael Santarini, EEdesign
November 6, 2001 (4:47 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011106S0059
SAN MATEO, Calif. The tools of ASIC synthesis startup Get2Chip Inc. and formal verification vendor Verplex Systems Inc. have been linked under a partnership between the two companies. The companies said they have established a "seamless" flow between Get2Chip's Volare synthesis tool and Verplex's Conformal logic equivalence checker. Get2Chip and Verplex are working to head off tool interoperability problems. The net result, the companies said, ensures that Conformal can directly process Verilog RTL generated from Volare's high-level synthesis, a user's hand-coded Verilog, and the gate-level netlist produced by Volare. Users can enter the joint flow at the architectural, RTL or gate levels and do equivalence checks between the gate-level netlist at any given step back to the original RTL, as well as RTL-to-RTL and gate-to-gate.
Related News
- Get2Chip tips comprehensive synthesis tool
- Microchip Acquires High-Level Synthesis Tool Provider LegUp to Simplify Development of PolarFire FPGA-based Edge Compute Solutions
- RTOS Synthesis Tool SynthOS Goes Online For Free
- Kyocera Document Solutions Selects Forte Design Systems SystemC-Based High-Level Synthesis, Replacing Competitive Tool Unable to Meet QoR, Performance, Other Metrics
- Calypto Design Systems Acquires Mentor Catapult C Synthesis Tool
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |