Magillem launches Rev.Enge 2.0, the ultimate design capture solution for PCB/FPGA/ASIC/FIRMWARE development, 3 new plug-ins in this release addressing Technical Documentation Flow, Legacy Formats or Designs, and Certification
Paris, March 7, 2011 – Rev.enge , when it was introduced last year was the first of its kind, as it was targeting complex system designs and could capture and trace all information coming from heterogeneous formats files and produced by hundreds of CAD tools. Over the long life span of nuclear, aero space, transportation, energy, military, medical systems , not only hardware and software are revamped in multiple variants, but components have to be replaced several times, - and design teams are also coming and going : managing the life cycle of such equipment has become a challenge than cannot be faced without appropriate tools.
Documenting the design, the components, the software, the process is the number one priority of any development team.
As more and more legacy parts and sub systems are reused, documenting the legacy is also a must.
Magillem capitalizes on a strong background in the use of standard based metadata description of IP blocks, designs and components and the methodology to reuse IP by assembling those metadata; Rev.Enge 2.0 converts information coming from all major CAD mechanical and electronic files legacy formats in an IP-XACT standard specification and proposes a sophisticated 2D-3D viewer of all the elements.
The IEEE 1685 based descriptive meta model, with all the relationships, dependencies, attributes, parameters, files location, but independent from the various tools and data formats used for the design, will preserve the life term of the system beyond the one of its parts and the one of the CAD tools .
Rev.Enge 2.0 works with hundreds of legacy format files (ALTIUM/CADENCE/MENTOR/ZUKEN...) and retrieves all the data from the legacy files needed for a new design or a complete re-engineering. Derivative or upgraded electronic products are easily handled by integrators, they are now able to write and checks design rules based on an open IEEE 1685 IP-XACT format for their subcontractors.
For most Systems Integrators, the documentation has another purpose: Certification of the design workflow for safety critical systems. They face rigorous safety-critical standards, such as DO 254, up to the highest compliance levels and their goal is to adopt standard requirements-driven processes that encourage more efficiency, reuse, and integration at all project stages.
Within the description of the platform, the Certification plug-in of Rev.Enge 2.0 allows the designer to:
- integrate the requirements of the projects through the hierarchy
- verify the following of the requirements
- manage the changes of the requirements
- Maintain the traceability of these requirements
This methodology guaranties consistency, coherency and the traceability of the platform requirements all along its life cycle.
To achieve such goal, connecting the flow of technical documentation directly into the workflow at each step of the design process is a safe guard against human mistakes and saves millions of dollars in the Certification process. This is what Rev.Enge 2.0 now makes possible : Rev.Enge 2.0 provides a plug-in to S.I.L.O, MAGILLEM’s Content Integration solution for a complete support of DITA XML and a unique hierarchical architecture model of fragmented content to address today challenges of a true company documentation flow integration. Connectors are provided for major Content Component Management Systems (CCMS) such as EMC Documentum, Oracle Content DB or Microsoft SharePoint.
Cyril Spasevski, Chairman and CTO of Magillem Design Services, says: “New designs, derivatives, re-engineering, end of life, all benefit from this innovative and comprehensive platform. Independence from CAD tools proprietary format is a key factor of the success of Rev.enge. In a risk adverse culture , like the one of our customers , keeping track of all data related to a vast project alleviates major headaches by streamlining development and automating traceability from requirements through end of life. This technology will allow projects to identify life cycle problems earlier and minimize the risk of budget and schedule overruns.”
Last, interface with software through the registers is also described and controlled, a unique capability that no one offers to this day. MAGILLEM and world renown CEA/LETI have recently announced the launch of a five-year joint R&D Lab that will focus on this topic and provide solutions oriented toward Embedded Software generation. The Lab is working with industrial partners to drastically reduce the cost of software integration and update during the product design life cycle.
About Magillem
Not just another EDA vendor, Magillem is an enabler of production level IP-Reuse-based design method and the leading provider of IEEE 1685 (IP-XACT) compliant tools and services. Magillem has developed an easy to use, state of the art platform solution to cover electronic systems design flow challenges in a context where complexity, interoperability and design re-use are becoming critical issues to manage design cycle time of SOC.
Magillem Design Services SA was established in November 2006 and privately funded by a group of 8 co-founders: engineers and business angels.
Magillem is now a public company traded on the Euronext Free Market.
Company is headquartered in Paris, France, with offices in Bristol, UK, New York, USA, Tokyo, Japan.
Magillem has a long list of first tier active customers: Texas Instruments, Qualcomm, ST Microelectronics, NXP (ex- Philips semiconductors), ST-ERICSSON, Sonics, ESA, Thales, Thomson, EADS …
Magillem is a member of CADENCE System Realization Alliance, of OCP-IP, the ARM Connected Community, and a Board Member of ACCELERA.
For further information please visit www.magillem.com.
About IEEE 1685 (IP-XACT)
IP-XACT is an undisputed worldwide XML format that defines and describes electronic components and their designs. IP-XACT was created by the SPIRIT Consortium, now part of Accellera, as a standard to enable automated configuration and integration through tools. 120 industrial companies and organizations are members! The goals of the standard are:
- to ensure delivery of compatible component descriptions from multiple component vendors,
- to enable exchanging complex component libraries between electronic design automation (EDA) tools for SoC design (design environments),
- to describe configurable components using metadata, and
- to enable the provision of EDA vendor-neutral scripts for component creation and configuration (generators, configurators).
|
Related News
- QuickPlay Extends its Leadership in Software Defined FPGA Development Flow with the Release of Version 2.0
- Faraday Launches SoReal! 2.0 Virtual Platform to Support Its FPGA Board for Early SoC Software Development
- Altera FPGAs and IP with New Functional Safety Development Board and Reference Designs Reduce SIL 3 Development and Certification Costs for Industrial Designs
- Faraday Accelerates Software Development for IIoT ASIC with SoReal! 2.0 Virtual Platform
- Brite Semiconductor, Naneng Microelectronics, and PLDA Collaborate to Release Complete PCIe 2.0/3.0 Solution
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |