English
Research project looks to repairing working chips
Nicolas Mokhoff, EETimes
3/15/2011 10:36 AM EDT
MANHASSET, NY -- Crisp consortium researchers are demonstrating a self-testing and self-repairing chip at the DATE2011 conference in Grenoble this week.
The consortium consists of a team of four companies and two universities in The Netherlands, Germany, and Finland which is developing a gracefully degrading chip while the IC is still operationally functional.
A run-time resource manager self-repairs the chip and reconfigures the chip's tasks to fault-free parts in real time.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Virage Logic readies self-repairing embedded memory
- GlobalFoundries and MIT Collaborate to Advance Research and Innovation on Essential Chips for AI
- Sondrel now shipping chips as part of a complete turnkey project
- Biden-Harris Administration Announces Over $5 Billion from the CHIPS and Science Act for Research, Development, and Workforce
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks