Intel ramps hardware-software codesign research
Peter Clarke, EETimes
3/17/2011 6:27 AM EDT
SHANNON, Ireland – A hardware-software codesign project being conducted within Intel Labs Europe is going well – so well that Intel is not prepared to say much about it but has quadrupled the number of people working on the project. The project is led by researchers based in Barcelona, Spain, and Intel's center for many-core processor research at Braunschweig, Germany.
"It's a closed research project but it's going really well," said Professor Martin Curley, director of Intel Labs Europe, speaking at a press event here.
E-mail This Article | Printer-Friendly Page |
Related News
- Intel, Micron, and Analog Devices Join MITRE Engenuity's Semiconductor Alliance to Define Principles for Joint Research and Collaboration for a More Resilient U.S. Semiconductor Industry
- With Tower acquisition, Intel will take over industry's ninth largest foundry
- Synopsys Delivers Breakthrough Performance with New ZeBu Empower Emulation System for Hardware-Software Power Verification
- Intel Continues to Drive Semiconductor Industry R&D Spending
- Pathpartner Technology Announces Hybrid Hardware-Software HEVC Decoder Optimized for Programmable SoC Devices at NAB’15
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards