New Analog Bits Display SerDes Reduces Footprint, Power & Cost
Saves up to 700 milliwatts on Flat Panel Display SOCs
Mountain View, CA, March 18, 2011 – Analog Bits, the Integrated Clocking and Interface IP leader, today unveiled an application specific Display SerDes (Serializer/Deserializer) IP that reduces area by up to 25 times, die-costs up to 25% and power consumption by 700mW. The new IP is silicon-proven and available immediately.
The Analog Bits Display SerDes is designed specifically for next generation flat panel displays, integrating a low power macro with a fine resolution, low jitter video clock to drive new video standards such as V-by-One HS®.
Analog Bits has achieved these technology milestones by customizing the IP’s analog macro to market specifications. The Display SerDes can now be successfully ported to 90nm 65nm and 40nm designs.
One of the key Display SerDes’ features is its ability to maximize the V-by-One standard. V-by-One HS is a low power interface display chip standard from THine Electronics, Inc. that reduces power, lowers component costs and extends connection ranges. Major display manufacturers worldwide have adopted V-by-One HS. Analog Bits innovative programmable approach aligns with V-by-One and other video interface standards making it ideal for a wide variety of flat panel display applications.
“Our clocking and interconnect products have long held a reputation for high quality – especially in video,” commented Mahesh Tirupattur, Executive VP of Analog Bits.
“Integrating our new low-power, high-bandwidth SerDes has resulted in a compelling solution for this growing market.”
For information on the Display SerDes, please visit www.analogbits.com/displaySERDES.php
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of integrated timing and interconnect IP. Products include precision clocking macros such as PLL’s & DLL’s, programmable interconnects such as multi-protocol SERDES/PMA and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions IP fabricated in customer silicon from 0.35-micron to 28-nanometer processes, Analog Bits has the heritage of "first time working silicon" at merchant foundries and IDMs. For more information visit www.analogbits.com
|
Related News
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits' Half Power SERDES Demonstrated at DesignCon
- Analog Bits Unveils Industry's Lowest Power 40nm High Bandwidth SerDes
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |