Lattice Reference Design Enables Image Signal Processors (ISP) to Interface with APTINA HiSPi CMOS Sensors
HILLSBORO, OR - APRIL 4, 2011 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced full support for Aptina's High-Speed Serial Pixel Interface (HiSPi) using LatticeXP2TM FPGAs. The LatticeXP2 HiSPi bridge reference design allows any Image Signal Processor (ISP) with a traditional CMOS parallel bus to interface with an Aptina HiSPi CMOS sensor. This HiSPi bridge solution is ideal for security cameras, automotive applications, high end consumer cameras and other camera applications where the use of higher resolution and higher frame rate CMOS sensors is desirable.
"This is the second successful project we have worked on with Lattice, after the well-received HDR-60 video camera development kit using an Aptina MT9M024 sensor. We are pleased to be working with Lattice again. This new LatticeXP2 FPGA-based HiSPi bridge chip is very useful to customers who want to adopt Aptina's high resolution, high performance image sensors," said Cliff Cheng, Aptina Senior Segment/Business Development Manager.
The free HiSPi bridge reference design supports all modes of the Aptina HiSPi specification and is available at www.latticesemi.com/sensorbridge. Users can download any of the common HiSPi interface designs, or use the HiSPi configuration tool to generate a specific HiSPi bridge for their needs. The LatticeXP2 FPGA supports from one to four HiSPi data lanes up to 700Mpbs. HiSPi formats of Packetized-SP, Streaming-SP, Streaming-S or ActiveStart-SP8 are supported. The HiSPi bridge is also designed to provide support for sensors in linear or HDR mode. The parallel bus interface to the ISP is configurable from 10 to16 bits and the voltage level can be set from 1.8 to 3.3v.
"We believe customers will find this a compelling design solution because the LatticeXP2 FPGA is a non-volatile, single chip, low power device available in a small 8mm x 8mm package and offered in commercial, industrial and AECQ-100 Qualified automotive temperature grades," said Ted Marena, Director of Business Development for Lattice. "This sensor bridge further demonstrates Lattice's commitment to partner with CMOS sensor and ISP vendors in camera, imaging and video applications."
About the LatticeXP2 FPGA Family
The LatticeXP2 family combines a Look-up Table (LUT)-based FPGA fabric with Flash non-volatile cells, providing the industry's smallest form factor non-volatile SRAM-based FPGAs. The flexiFLASH™ approach provides benefits such as instant-on operation, a small footprint, on-chip storage with embedded block memories, serial TAG memory and the highest design security. LatticeXP2 devices also support live updates with Lattice's unique TransFR™ technology, 128-bit AES design encryption and dual-boot technologies. The family includes five devices, ranging between 5K and 40K LUTs, in a wide variety of packages. All LatticeXP2 FPGAs are fully production qualified and have been shipping for three years.
About Aptina
Aptina is a global provider of CMOS imaging solutions with a growing portfolio of products that can be found in all leading mobile phone and notebook computer brands, as well as a wide range of products for digital and video cameras, surveillance, medical, automotive and industrial applications, video conferencing, barcode scanners, toys, and gaming. Aptina enables Imaging Everywhere™ and continually drives innovation in the market, as seen with the introduction of the first 14MP CMOS image sensor for point-and-shoot and hybrid cameras (MT9F001), and the industry's first 5MP SOC with 1/4-inch format (MT9P111). Privately held, Aptina's investors include Riverwood Capital, TPG Capital and Micron Technology. For additional information on Aptina, visit www.aptina.com or subscribe to the latest news from Aptina by copying the Aptina RSS feed into your favorite RSS reader.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
|
Related News
- Arm unveils new image signal processors to meet higher image quality requirements
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Lattice Semiconductor and Aptina Announce Dual Image Sensor Stereo Camera Reference Design for CES 2012
- Mixel MIPI D-PHY IP Integrated into Teledyne e2v's new Topaz CMOS Image Sensors
- CMOS Image Sensors Stall in "Perfect Storm" of 2022
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |