English
BitSim and Lewel Group integrates Finnish ASIC / FPGA operation
Lewel Group and BitSim starts cooperation where Lewel Group takes over BitSim employees.
April 6, 2011 -- “The merging of BitSim operations in Finland will further strengthen our electronic design services around ASIC/FPGA, DSP, advanced circuit board design and HW-oriented software”, assures Lewel Group Oy Managing Director Jukka Kangas. “Together with this competent and experienced group we believe we will be a stronger entity with a more diversificated customer base.”
"As the Finnish market is evolving, we see that it takes too long to build a business with local clients in Finland. BitSim has not the power to do this on its own. A much better solution is collaboration with Lewel Group "says Anders Sivard, CEO of BitSim. "With this cooperation BitSim can continue providing skilled Finnish resources for our clients’ projects", Anders continues.
BitSim can thereby expand its range of services with mechanical development and testing and thus enhance its project capabilities in industrial and telecom-oriented wireless projects.
The parties will immediately begin the integration of their services in ASIC/FPGA development.
About Lewel Group. Lewel Group is a product creation house, offering partial and complete turnkey solutions and R&D services for electronics manufacturing industry. Lewel Group Finland Oy employs over 60 people and is located in Oulu and Kuopio. Lewel Group Finland Oy is a Lewel Group Ltd (Hongkong) fully owned subsidiary. Lewel Group offers the best of both worlds - Innovative Nordic design know-how and efficient manufacturing industry in Asia
About BitSim: BitSim AB is a leading consultant and design house focusing on electronic design and embedded SW for Board and Chip development. The company has over 40 experienced electronics engineers in Stockholm, Gothenburg, Lund and Linkoping.
|
||||||
Related News
- Cybertek Solution Wins Multiple Contracts in Asia
- Bitech Technologies Reports Completion of Its FPGA design and the Launch of Its ASIC Initiatives for Bitcoin Mining
- Introducing superfast serial interfacing with JESD204B Tx - Rx PHY IP Cores in 12nm, 28nm and 40nm for all type of ADC/DAC and ASIC/FPGA connections
- Silex Insight launches DDR encrypter for High-Performing Systems (ASIC/FPGA)
- Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution - 800Gbps (ASIC) / 100Gbps (FPGA)
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |