Apple patent describes combo interface
Rick Merritt, EETimes
4/6/2011 3:24 PM EDT
SAN JOSE, Calif. – Three Apple engineers were awarded a patent Tuesday (#7,918,689) on a novel interface and connector for packing USB 3.0, DisplayPort and other traffic over one relatively small interconnect. The patent suggests a move to combo interfaces that could serve as flexible, high-speed ports for a wide range of mobile and desktop systems and protocols, potentially even supporting the new 10 Gbit/s Thunderbolt interface.
E-mail This Article | Printer-Friendly Page |
Related News
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- Cypress, Nuvation and Arrow Electronics Introduce New USB 3.0 SuperSpeed Interface Board for Altera FPGAs
- SMSC Introduces Industry's First 7-Port USB 3.0 Hybrid Hub Controller Family
- Intel Unveils Extensible Host Controller Interface Draft Specification to Support USB 3.0 Architecture
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards