Apple patent describes combo interface
Rick Merritt, EETimes
4/6/2011 3:24 PM EDT
SAN JOSE, Calif. – Three Apple engineers were awarded a patent Tuesday (#7,918,689) on a novel interface and connector for packing USB 3.0, DisplayPort and other traffic over one relatively small interconnect. The patent suggests a move to combo interfaces that could serve as flexible, high-speed ports for a wide range of mobile and desktop systems and protocols, potentially even supporting the new 10 Gbit/s Thunderbolt interface.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- Cypress, Nuvation and Arrow Electronics Introduce New USB 3.0 SuperSpeed Interface Board for Altera FPGAs
- SMSC Introduces Industry's First 7-Port USB 3.0 Hybrid Hub Controller Family
- Intel Unveils Extensible Host Controller Interface Draft Specification to Support USB 3.0 Architecture
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset