Aeonic Generate Digital PLL for multi-instance, core logic clocking
Cadence exec discusses China strategy
Anne-Françoise PELE, EETimes
4/6/2011 11:50 AM EDT
PARIS – For the past few years, most of the growth in the EDA industry has been occurring in the Asia-Pacific Region, including China. A recent collaboration with China-based Spreadtrum Communications Ltd. has illustrated Cadence Design Systems' intention to seize opportunities and further strengthen its position on the Chinese market.
In an interview with EE Times, Charlie Huang (see photo), senior vice president and chief strategy officer at Cadence Design Systems Inc., discussed the current semiconductor landscape in China, what Cadence is finding through its R&D facilities in the nation and the company's news and how it will affect the semiconductor industry at large.
E-mail This Article | Printer-Friendly Page |
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- SafeNet Reiterates Guidance and Clarifies Revenue Assumptions
- Micon Global and Silvaco Announce New Partnership