ASIC Leader LSI Logic Introduces 10 Gigabit SPI-4Phase 2 Core Solution
Proven Core Meets High-Speed, Fast Time-To-Market Requirements For Emerging Networking Applications
MILPITAS, Calif., Feb. 26 /PRNewswire-FirstCall/ -- LSI Logic Corporation (NYSE: LSI - news) today announced the availability of a System Packet Interface Level 4 (SPI-4) Phase 2 intellectual-property (IP) core, targeted for communications and storage markets. System level designs based on the company's SPI-4 Phase 2 core will allow designers to architect their ASICs with verified interoperability, significantly simplifying interface design and reducing time-to-market of high speed networking applications.
The SPI-4 Phase 2 core operates up to 800 MHz and allows the implementation of 12.8 Gbps throughput on the system bus. The core has been optimized for use in emerging applications requiring 10-Gbit Ethernet, OC-192 SONET and Packet-over-SONET (PoS). Recently named by IDC as the top vendor in both local area networks (LAN) and wide area networks (WAN) (1), LSI Logic is continuing this success with several SPI-4 Phase 2 designs in development with key industry leaders.
"LSI Logic understands that its customers need complete solutions that are scalable, versatile, and reliable," said Tom Sandoval, vice president of LSI Logic Communications Marketing. "Having the SPI-4 Phase 2 core in our rich CoreWare® library provides networking system architects the intellectual property they need to satisfy the explosive growth of Gigabit Ethernet and optical networking equipment requirements and has proven critical for helping them manage their increasing time to market pressures."
As a principal member of the Optical Internetworking Forum (OIF) ( http://www.oiforum.com ), LSI Logic is actively participating in the development and deployment of interoperable products and services for data switching and routing using optical networking technologies. The SPI-4 Phase 2 core can be used to upgrade to paths that incorporate new and evolving technologies into existing networks. With a complete roadmap of products based on the SPI standards, LSI Logic simplifies the design of high-speed interfaces for its ASICs and ASSPs.
"The rapid growth of data traffic over the Internet has created a new wave of designs for next generation high speed switches," said Sandoval. "SPI-4 Phase 2 is proving to be the high speed interface standard with the most momentum in our current customer designs."
With LSI Logic's SPI-4 Phase 2 core and the company's proven CoreWare methodology, designers can meet stringent time-to-market requirements and develop SPI-4 Phase 2 based ASICs rapidly. The CoreWare design program provides a complete set of deliverables to ensure successful integration of intellectual property (IP) building blocks into complex ASICs or system-on-a-chip designs. It has made core reuse a reality through a design methodology that is optimized for an ASIC design environment.
(1). IDC 2000 Worldwide Networking Semiconductor Market Forecast report, 1/02 by Sean Lavey
About LSI Logic Corporation
LSI Logic Corporation is a leading designer and manufacturer of communications, consumer and storage semiconductors for applications that access, interconnect and store data, voice and video. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1551 McCarthy Boulevard, Milpitas, CA 95035, 866-574-5741 (within U.S.), 719-533-7679 (outside U.S.), http://www.lsilogic.com .
Notes to Editor:
1. All LSI Logic news releases (financial, acquisitions, manufacturing, products, technology etc.) are issued exclusively by PR Newswire and are immediately thereafter posted on the company's external website, http://www.lsilogic.com .
2. The LSI Logic logo and CoreWare are trademarks or registered trademarks ofLSI Logic Corporation.
3. All other brand or product names may be trademarks or registered trademarks of their respective companies.
4. Please do not assign a Reader Service number to this release.
Related News
- LSI Logic first with Serial ATA 1.0 ASIC implementation - expands high-speed interface portfolio
- Alcatel, LSI Logic unwrap 10-Gigabit Ethernet cores
- Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms
- VeriSilicon Introduces Hantro G2v2 Multi-format Decoder IP with VP9 Profile 2 to Support 10-bit Premium Internet Content
- NetLogic Microsystems Introduces the Industry's Lowest Power 10/40/100GE PHY for Next-Generation Data Center Ethernet Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |