Dolphin Integration announces the availability of StorageWare for facilitating the selection and integration of small memories
Grenoble, France – April 8, 2011. StorageWare™ is a library of synthesizable models (RTL in Verilog-HDL) for storage systems, which combines state-of-the-art performance and productivity improvements in logic design.
Today’s SOCs tend to need hundreds of small memory banks implementing functionalities such as register files, FIFOs, LIFOs requiring various logic wrappers, glue logic and solutions such as BIST, ECC…
The integration of such scattered memory instances into logic islets and complete SoCs raises challenges involving the architect, then the designers and the SoC Integrators as well as test engineers.
This trend highlights the need for standard cell library users to be provided with a new solution for structuring their logic by optimizing registers and small memories: StorageWare™.
Storageware™ is a constructive aid for engineers’ productivity:
The easiest integration in your SoC
- Synthesizable models grant larger and wider flexibility than hard macros, allowing greater flexibility to the SoC architect in addressing special needs
- Designers can start using synthesizable models and later decide to switch for hard macros called from the 1PRFile AURA & DPRFile ERIS generators
- StorageWare includes a platform of digital wrappers to easily implement banking of instances while selecting the optimized configuration in terms of Area, Speed and Power consumption
- Guidelines for insertion of synthesizable models whatever the fabrication process and EDA framework
Completeness of functionalities
- The StorageWare platform provides expanders of memory functionalities: FIFO & LIFO wrapper, ECC wrapper, HD-BIST wrapper…
Fast prototyping
- Synthesizable models from StorageWare can be used for FPGA prototyping
Have a glimpse at the Presentation Sheet
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- Dolphin Integration's memories silicon proven at TSMC 90 nm eFlash
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
E-mail This Article | Printer-Friendly Page |