7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
A5: All Apple, part mystery
Paul Boldt and Don Scansen
4/13/2011 8:00 AM EDT
Apple Inc.'s iPad2 has only been publicly available for about a month. However, it appears this young device has kept few secrets since we have known there were 21 magnets in the smart cover and saw a die floorplan of the A5 within mere days of its release. The flurry of the first wave of disassembly and dissection seems to have died down while we might assume that some very detailed circuit analysis is likely just beginning to be scoped out.
When the A4 was subjected to the same procedure just under one year ago, there was a sense it was going to underwhelm anyone expecting a unique design because so little time had passed between Apple ramping up its design team with the acquisition of PA Semi and the release date. There simply wasn't time to generate a new design. The A5 is a different story. Another year has passed.
The A5 is also the second data point in terms of design strategy for Apple's iOS SoC. While two data points constitute a streak only in baseball, this second design would have had sufficient time for Apple to be moving in the direction they want. So how did the A5 fare? Has it met expectations at this early stage of the analysis?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset