Lattice Semiconductor Announces Lowest Cost Design Platform for FPGAs With Configurable SERDES
Industry's Lowest Cost FPGA-Based PCI Express & Network Design Platform
HILLSBORO, OR, Apr 18, 2011 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of the new LatticeECP3(TM) Versa Development Kit, which is ideal for developing leading edge applications in a variety of markets such as industrial networking, industrial automation, computing, medical equipment, defense and consumer electronics. The low cost LatticeECP3 Versa Development Kit is now available for a promotional price of only $99.
The Versa Kit empowers mainstream customers to inexpensively evaluate the capabilities of high value design blocks in the award winning LatticeECP3 FPGAs: configurable SERDES, cascadable DSP slices and high-speed DDR3 memory controllers. Customers outgrowing the capabilities of traditional microcontrollers and DSPs will be able to use the Versa Kit to develop efficient FPGA solutions to address their emerging high speed design challenges in applications as varied as Video Transmission and Repeaters, Video Image Signal Processing, Camera Controllers, Network Traffic Management and Resilient Network Construction, Solar Panel Controllers and Data Acquisition & Control.
The complete Versa package includes the LatticeECP3 Versa Evaluation Board, seven demonstration systems, 16 free reference designs and an evaluation license for Lattice Diamond(TM) design software for use with the Versa Kit. The demonstration systems, reference designs and Lattice Diamond software are available for free download from www.latticesemi.com/ecp3versa. The feature rich LatticeECP3 Versa Evaluation Board has both PCI Express 1.1 x1 and dual Gigabit Ethernet interfaces. The onboard SMA connectors showcase the electrical quality of the low jitter LatticeECP3 SERDES and provide an expansion port for external modules such as SFP transceivers.
In addition, Lattice is offering a limited quantity promotion on five comprehensive IP Suites to accelerate customers' time to market. The suites offer ready-made building blocks for solving a variety of complex design problems, such as high-speed data transfer, Ethernet networking, high speed memory interfaces, digital signal processing and video pixel processing. The five IP Suites normally retail for an annual subscription fee of $995 each. A limited number of IP Suites licenses are available for a promotional first year subscription of only $99 each. So, for less than $200 customers can avail themselves of a feature-rich Versa Kit and an IP Suite targeted for their applications.
"We are pleased to offer our customers the industry's lowest cost design platform with high end innovations -- SERDES, DSP, and DDR3 -- for building system, networking and controller applications," said Shakeel Peera, Director of Silicon/Solutions Marketing at Lattice Semiconductor. "Lattice is committed to providing the outstanding value of LatticeECP3 FPGAs to broader markets with design kits, reference designs, software tools and bundled IP Suites so our customers can accelerate their time to market with new products."
About the LatticeECP3 Versa Development Kit The Versa Development Kit is a comprehensive package that includes hardware, software, reference designs and IP that enable customers to develop next generation systems rapidly. The complete Versa package includes:
- A feature rich, low cost LatticeECP3 Versa Evaluation Board, which contains PCI Express 1.1 x1 and Dual Gigabit Ethernet interfaces.
- A variety of demos to illustrate the capabilities of LatticeECP3 FPGAs: PCI Express 1.1 system design demos, Gigabit Ethernet networking demo, high-speed DDR3 memory controller demo and jitter tolerant SERDES Eye demo.
- PCI Express Device drivers for Windows and Linux platforms.
- 16 Free Reference Designs for the LatticeECP3 FPGA Family.
- A Mini USB Cable for FPGA Programming via a PC.
- QuickSTART Guide.
The latest versions of reference designs, IP cores and Lattice Diamond design software can be downloaded from the Lattice website. For more information about the LatticeECP3 Versa Development Kit, please visit www.latticesemi.com/ecp3versa.
About the Lattice IP Suites
Lattice IP Suites are a family of interoperable LatticeCORE(TM) IP cores optimized for Lattice device architectures that enable various technology-specific applications. The IPexpress(TM) tool within the Lattice Diamond Design Environment allows customers to seamlessly access the latest IP cores from the Lattice IP Server and configure them. All Lattice IP cores can be fully evaluated prior to purchase. In the free evaluation mode, customers can fully configure an IP core, integrate it into their designs, perform full verification, and even run it in hardware for a limited time. Purchase of an annual node-locked IP Suite license enables the member IP core to operate in hardware for an unlimited time. The node-locked license can be used on multiple designs or projects over a one year period. For more information about how Lattice IP Suites can bring value to design projects, please visit: www.latticesemi.com/IPSuites.
Pricing and Availability
Promotional pricing for the LatticeECP3 Versa Development Kit and IP Suites is $99 each. The regular list price of the Versa Development Kit and each IP Suite will be $299 and $995, respectively, after the limited promotion. The Versa Development Kit and IP Suites are available for immediate ordering via the Lattice online store at www.latticesemi.com/store and through the authorized Lattice distributors listed at www.latticesemi.com/sales.
About the Lattice Diamond Design Environment
Lattice Diamond design software is the new flagship design environment for Lattice FPGA products, including the award winning LatticeECP3 FPGA Family. Lattice Diamond software provides a complete set of powerful tools, efficient design flows and modern user interface that enables designers to more quickly target low power, cost sensitive FPGA applications. In addition, Lattice Diamond software continues to provide industry-leading features specifically developed for low cost and low power applications. These include a very accurate power calculator, pin-based simultaneous switching output noise calculator and proven MAP and PAR FPGA implementation algorithms that help ensure low cost and low power design solutions. To learn more about the Lattice Diamond Design Environment, please visit: www.latticesemi.com/latticediamond.
About the Lattice ECP3 FPGA Family
The LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today. The family's five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive video camera and display, wireline and wireless infrastructure applications.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions.
|
Related News
- Lattice Extends Low Power FPGA Portfolio with Launch of MachXO5T-NX Advanced System Control FPGAs
- Lattice Extends Low Power Leadership with New Lattice Avant FPGA Platform
- CAES Collaborates with Lattice Semiconductor to Provide Radiation-Tolerant FPGAs for Distributed Satellite Computing Applications
- Lattice FPGAs Power Next Generation Lenovo Edge/AI Experiences
- Lattice Certus-NX FPGAs Optimized for Automotive Applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |