Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
MILPITAS, Calif., April 20, 2011 -- Open-Silicon, Inc., a leading SoC design and semiconductor manufacturing company, announced today that its president and CEO, Dr. Naveed Sherwani, will present "Moving Toward Design-Lite for Innovation," at the Design And Reuse IP-SOC Days event in Santa Clara, CA.
Dr. Sherwani's presentation will examine the evolution of the EDA industry, from the adoption of third party IP for complex designs, to fab-lite, where chip fabrication was outsourced to specialized manufacturers, and now the current industry transition to the design-lite model. He will discuss the issues around innovation requirements coexisting with time-to-market pressures, and how companies are seeking new ways to maximize the return on their product investments. The presentation will review how design-lite enables a company's engineering team to focus on its core product roadmap, while utilizing the design capabilities of another company to build derivatives of those products and expand market reach.
What:
- Presentation: "Moving Toward Design-Lite for Innovation"
When/Where:
- 9:00 a.m. PDT, Tuesday, April 26, 2011
- Hilton Santa Clara, 4949 Great America Parkway, Santa Clara, CA 95054
About Open-Silicon, Inc.
Open-Silicon is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. In support of the industry trend towards collaborative engineering and design-lite, Open-Silicon offers SoC architecture, system design, physical design, low-level software, and high-quality semiconductor manufacturing services with one of the world's broadest partner ecosystems for IC development. For more information, visit Open-Silicon's website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
- Silvaco CTO, Babak Taheri, to Present at IP-SoC Santa Clara, April 9
- Open-Silicon To Present Technical Papers On SoC Architecture and Verification at IP-SOC 2013
- Numem Inc. Exhibits at IP-SoC Santa Clara 2019
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |