Simulation of assertions accelerated by DOLPHIN Integration thanks to SLED SDG
Grenoble, France, April 22, 2011 -- Assertion-Based Verification (ABV) has been promoted for a number of years and the use of assertions is spreading among verification teams. However, despite the fact that assertions help verify that a circuit behaves as specified, some designers can be reluctant to use them as the mixing of a language like PSL within circuit descriptions in Verilog or VHDL can excessively slow down the overall simulation.
SLED SDG is the solution of choice for designers needing to benefit from the advantages of PSL assertions, but not willing the reduction of simulation speed. Actually, SLED SDG automatically generates synthesizable VHDL or Verilog modules from PSL assertions. When using these generated modules instead of assertions, designers get around the inadequate support of PSL by logic simulators and benefit from their specific RTL optimizations to accelerate simulation with assertions.
SLED SDG easily fits into existing design flows as it is accessible in batch mode from the command line or by using scripting languages.
Moreover, SLED SDG extends Assertion-Based Verification to the hardware world as the generated VHDL or Verilog modules are synthesizable: the RTL checkers can be embedded into FPGA or testchip to monitor assertions during real-time execution of the circuit. Such on-line detectors can be maintained within a System-on-Chip targeting security or critical applications and they allow putting in place corrective actions as soon as signals or alerts are triggered.
To evaluate SLED SDG, please contact Nathalie Dufayard at solutions@dolphin-integration.com.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control. For more information about Dolphin, visit: www.dolphin.fr/eda
|
Dolphin Design Hot IP
Related News
- EMCoS and Dolphin Integration announce easy to use VHDL-AMS for EMC and Signal Integrity simulation thanks to the bundling of EMC Studio and SMASH
- Dolphin Integration helps reducing BoM cost of IoT circuits thanks to a Panoply of Over Voltage regulators
- Minimizing BoM cost and silicon area thanks to Dolphin Integration's iLR-LaDiable capless regulator
- Build an ultra low power SoC thanks to implementation-ready solutions from Dolphin Integration
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |