Lattice Semiconductor Reports First Quarter 2011 Results; Exceeds High-End of Prior Revenue Guidance
HILLSBORO, OR -- Apr 21, 2011 --
Financial highlights:
- Revenue of $82.6 million, an increase of 13% from $73.1 million in 4Q10 and an increase of 17% from $70.4 million in 1Q10.
- Gross margin of 60.0%, compared to 62.7% in 4Q10 and 58.5% in 1Q10.
- Net income of $0.09 per diluted share, compared to net income of $0.11 per diluted share in 4Q10 and net income of $0.10 per diluted share in 1Q10. 1Q11 financial results include approximately $1.8 million ($0.02 per diluted share) of restructuring related charges.
Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced financial results for the first quarter ended April 2, 2011.
For the first quarter, revenue was $82.6 million, an increase of 13% from the $73.1 million reported in the prior quarter, and an increase of 17% from the $70.4 million reported in the same quarter a year ago. Prior guidance was for first quarter 2011 revenue to increase 2% to 7% on a sequential basis. FPGA revenue for the first quarter was $31.2 million, an increase of 28% from the $24.4 million reported in the prior quarter, and an increase of 33% from the $23.4 million reported in the same quarter a year ago. PLD revenue for the first quarter was $51.4 million, an increase of 6% from the $48.7 million reported in the prior quarter, and an increase of 9% from the $47.0 million reported in the same quarter a year ago.
Net income for the first quarter was $10.9 million ($0.09 per diluted share), compared to a prior quarter net income of $13.9 million ($0.11 per diluted share) and net income of $11.1 million ($0.10 per diluted share) reported in the same quarter a year ago. 1Q11 financial results include approximately $1.8 million ($0.02 per diluted share) of restructuring related charges due to the Company's strategic decision to refocus certain of its research and development activities.
Darin G. Billerbeck, President and Chief Executive Officer, said, "This was a strong quarter for us across the board. Positive demand trends in the consumer, and industrial and other end markets were bolstered by a pick-up in the communications market. Of note, revenue came in well above the high-end of our prior guidance. Based on customer feedback, we believe that only $1 million to $2 million of the upside came from unexpected, Japan-related 'safety stock' buying; the rest of the upside reflects the continued strength in our business, along with higher than anticipated demand from our mainstream products. Adding to our momentum, we are pleased with the positive response from customers for our recently launched low power, low cost MachXO2."
First Quarter 2011 Business Highlights:
- Japan's Severe Earthquake and Tsunami: We express our deep concern for the people of Japan, and the difficult situation surrounding the affected nuclear power plants. We continue to prioritize the safety of our partners and our employees. Despite the severity of post earthquake and tsunami conditions, we have not experienced any material impact on customer deliveries and lead times.
- Launched MachXO2: The MachXO2 offers PLD designers a competitive mix of low power, low cost and high system integration in a single device. Built on a low power 65-nm process featuring embedded Flash technology, the MachXO2 family delivers a 3X increase in logic density, and a 100X reduction in static power versus the MachXO PLD family. In addition, several popular functions used in low-density PLD applications, including User Flash Memory, I2C, SPI and timer/counter, have been hardened into the MachXO2 devices, optimizing them for both the consumer and the systems markets.
- Released Platform Manager: Our third-generation mixed-signal family, the Platform Manager family of products, has been fully qualified and released to volume production. Lattice's Platform Manager simplifies board management design by integrating programmable analog and digital logic to support many common functions, such as power management, digital housekeeping and glue logic.
- Shipped the 10 Millionth Power Manager Device: All seven Power Manager devices have been broadly adopted in a wide range of high volume, cost sensitive applications, because they enable board designers to integrate multiple power management functions of a circuit board into a single Power Manager device. Within the last 12 months, shipments of Lattice's Power Manager devices have accelerated in a variety of end markets, including communications, consumer, and computing, making the Power Manager devices among Lattice's fastest growing products.
- Launched Five New IP Suites for Lattice ECP3 FPGA Family: The five new comprehensive Intellectual Property (IP) Suites (PCI Express, Ethernet Networking, Digital Signal Processing, Video & Display, and Value) help accelerate the design of electronic systems in a variety of industries using the award winning LatticeECP3(TM) FPGA family. Lattice is committed to providing a comprehensive silicon ecosystem that includes evaluation kits, reference designs, software tools and bundled IP cores so our customers can speed their time to market with new products.
Business Outlook - Second Quarter 2011:
- Revenue is expected to be flat to up 5% on a sequential basis.
- Gross margin percentage is expected to be approximately 60% to 62% of revenue.
- Total operating expenses are expected to be approximately $38 million, including approximately $0.9 million to $1.4 million in restructuring charges.
Financial Tables
To read financial tables, click here
Investor Conference Call / Webcast Details:
Lattice Semiconductor will review the Company's financial results for the first quarter 2011 and business outlook for the second quarter 2011 on Thursday, April 21, 2011 at 5:00 p.m. EDT. The conference call-in number is 1-888-286-6281 or 1-706-643-3761. A live webcast of the conference call will also be available on Lattice's website at www.latticesemi.com. Our financial guidance will be limited to the comments on our public quarterly earnings call and the public business outlook statements contained in this press release.
A replay of the call will be available approximately two hours after the conclusion of the live call through 11:59 p.m. EDT on April 28, 2011, by telephone at 1-706-645-9291. To access the replay, use conference identification number 58624574. A webcast replay will also be available on Lattice's investor relations website at www.latticesemi.com.
About Lattice Semiconductor:
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
- Lattice Semiconductor Reports First Quarter 2010 Results; Exceeds Upwardly Revised Guidance
- Lattice Semiconductor Reports First Quarter 2021 Results
- Lattice Semiconductor Reports First Quarter 2015 Results
- Lattice Semiconductor Reports First Quarter 2013 Results
- Lattice Semiconductor Reports First Quarter 2012 Results
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |