2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Lattice Announces 4 x 3.125Gbps SRIO Capability on the Mid-Range LatticeECP3 FPGA Family
Lowest Cost, Lowest Power Programmable Gen2 SRIO Solution Available
HILLSBORO, OR, May 02, 2011 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of a 4 x 3.125Gbps version of the Serial RapidIO 2.1, Level 1 endpoint core utilizing the award winning LatticeECP3(TM) FPGA family. This is an extension of the previously announced SRIO v2.1 core that originally supported 1x and 2x up to 3.125Gbps and 4x up to 2.5Gbps. This core can be demonstrated utilizing the industry standard Lattice Advanced Mezzanine Card (AMC) form factor platform. With this announcement, Lattice demonstrates its continued leadership in mid-range FPGAs, supporting all lane configurations/rates of high speed serial protocols such as Level 1 SRIO.
"By offering an industry leading 1x, 2x and 4x up to 3.125Gbps SRIO solution on a low power, mid-range platform, our LatticeECP3 family achieves higher performance levels that have been traditionally addressed only by high end FPGAs," said Ron Warner, Vertical Marketing Manager, Wireless Infrastructure.
About the Serial RapidIO 2.1 IP Core
- Allows for 1x, 2x and 4x lane configurations
- Supports up to 3.125Gbps
- Implements physical layer, transport layer, maintenance transaction handling and error management extensions
- Provides infrastructure support for external logical layer functions, enabling maximum flexibility
- Provides a choice of how logic layer functions interact with the rest of the system
- SoC bus or streaming interfaces
- Supports software implementations of control plane-oriented functions such as doorbells and messages
- Backward compatible with the v1.3 specification
For additional information about the Serial RapidIO 2.1 IP core, please visit www.latticesemi.com/products/intellectualproperty/ipcores/srio.cfm
Pricing and Availability
The Serial RapidIO 2.1 IP core and associated AMC platform are available for immediate customer evaluation and use. For more information about licensing and pricing of the Serial RapidIO 2.1 core and the AMC, please contact your local Lattice sales office or sales@latticesemi.com.
About the Lattice ECP3 FPGA Family
The LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today. The family's five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive video camera and display, wireline and wireless infrastructure applications.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
- Lattice Announces First Low Cost FPGA With Serial RapidIO 2.1 Support
- Lattice Announces Serial RapidIO 2.1 AMC Evaluation Platform
- ABS GmbH Selects the LatticeECP3 FPGA family for CCD Interface and Processing
- Lattice and Helion Technology Announce Compression and Encryption IP Cores for the LatticeECP3 FPGA Family
- HRD Video Camera Development Kit and Evaluation Reference Design Now Available for LatticeECP3 FPGA Family
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |