2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
New ARM Memory Interface Solution Delivers 90 Percent Utilization Efficiency
WHAT: ARM today announced the release of their fourth generation memory interface solution, comprising the Dynamic Memory Controller (DMC-400) and an ARM Artisan® DDR PHY hard macro, targeting high performance, low latency SoC applications. ARM's memory interface solution is specifically designed to augment the performance of ARM® Cortex™-A series processors, including the Cortex-A9 and Cortex-A15 MPCore™ processors, enabling the development of high-bandwidth, high-efficiency multicore systems. The controller and the PHY (40nm) have already been licensed by a number of major customers including LG Electronics.
The ARM CoreLink™ DMC-400 implements advanced memory scheduling to deliver an industry-leading memory utilization efficiency in excess of 90 percent across multiple memory channels, interfacing through a DFI 2.1 compliant PHY to DDR2, DDR3 or LPDDR2 DRAM products. The CoreLink DMC-400 is the first memory controller designed to integrate with the AMBA® 4 ACE™ or AMBA3 AXI3™ interfaces, sharing a system-wide QoS that guarantees bandwidth and latency contracts from processor though to external memory.
The Artisan PHY hard macro is a high-speed physical interface covering a broad range of DDR (double-data rate) applications ranging from high-speed mission critical to low-power memory sub-systems. This robust silicon-proven (40nm) solution has been optimized for high data bandwidth, lowest power and enhanced signal integrity features to enable support for a wide range of applications from high-end graphics, high-speed communications to low-power handheld. Incorporating a multi row pad architecture for the smallest footprint, the PHY supports flip chip and wirebond package options at 40nm.
Working with its Partners and as an active member of the JEDEC committee, ARM has ensured that its DMC microarchitecture is also fully scalable to future memory standards such as LPDDR3, Wide-IO, and DDR4.
Webinar: ARM will be hosting a free live webinar entitled 'Maximising off-chip memory performance, the great CPU and GPU balancing act' on Tuesday May 10th. To register go to http://seminar2.techonline.com/registration/distrib.cgi?s=1744&d=3938
Who: ARM designs the technology that lies at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. Find out more about ARM by following these links:
- ARM website: http://www.arm.com/
- ARM Connected Community: http://www.arm.com/community/
- ARM Blogs: http://blogs.arm.com/
|
Arm Ltd Hot IP
Related News
- Synopsys' New DesignWare DDR Explorer Tool Delivers Up to 20 Percent Improvement in DDR Memory Subsystem Efficiency
- ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
- Surecore's Low Power Memory Delivers Improved Power Efficiency For BLE-Enabled Devices
- Synopsys New Ultra Low-Power Non-Volatile Memory IP Cuts Power by 90 Percent and Size in Half
- Calypto Delivers Bus Interface Libraries to Easily Connect High Level Synthesis Models to ARM Platform
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |