ARM Upgrades Validation Methodology for Processor and System IP with Jasper
ARM broadly deploys Jasper technology and collaborates with Jasper on a program to create formal verification methodology for its customers
Mountain View, CA. May 18, 2011. Jasper Design Automation, the leading provider of verification solutions based on formal technology, today announced that ARM has completed a deployment of Jasper technology and solutions that enhances the validation methodology for ARM® AMBA® protocol-based processor and system IP. The adoption enables design and validation teams at ARM to address a wide range of verification issues such as the absence of deadlocks, cache coherency, x-propagation detection, control register verification, and protocol certification.
“We selected Jasper’s formal verification technology to be deployed across our engineering teams because it addresses the most complex validation issues we face, for example in the coherent subsystem space,” said John Goodenough, Vice President of Design Technology and Automation at ARM. “We see a reduction to our risk because Jasper’s solutions resolve complex functional bugs and problems that were previously intractable, or were discovered late in the IP development cycle. The usability of the tool makes complex use models of formal technology accessible to design teams, this has been key to driving adoption.”
“We are very excited to have this partnership with ARM and to benefit from their technology leadership,” said Kathryn Kranen, Jasper’s President and CEO. “Many of our users turn to ARM for multicore SoCs that require complex bus protocols. We are confident that the tools, VIP, and methodology that have resulted from our partnership with ARM will be of great value as customers develop their verification flows.”
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.
|
Related News
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
- Open-Silicon Offers IoT Custom SoC System Based on ARM Cortex-M Processors
- Altera Introduces SoC FPGAs: Integrating ARM Processor System and FPGA into 28-nm Single-Chip Solution
- LG Electronics Licenses ARM Processor Technology to Drive Platform Strategy in Home and Mobile Markets
- Leadcore Technology Addresses High-end Mobile Market with suite of ARM IP including ARM Cortex-A9 MPCore Processor, Mali-400 MP GPU and Artisan Physical IP
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |