The art of embedding Non-Volatile Memories renewed by Dolphin Integration's Cache
Grenoble, May 20, 2011. Dolphin Integration launches I-Stratus-LP, the first Cache Controller with a unique architecture optimized for Low-Power.
Associated with the company's Low-Power SRAM, this Cache Controller creates an “apparent NVM” with unmatched performances: up to 8 times less consuming and up to 3 times faster when compared to the sole NVM!
In addition, Dolphin’s Cache Controller has been designed for facilitating its usage by SoC integrators: no need to be a specialist of cache! I-Stratus-LP is able to change its parameters on the fly for minimizing the power consumption.
Similar performances can be reached with an external NVM (eg. NOR Flash…).
In order to benefit from a free evaluation or if you want more information, click here or contact logic@dolphin.fr.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/rock
|
Dolphin Design Hot IP
Related News
- HiTrend selects Dolphin Integration's cache controller for its next generation of smart energy metering chips
- Low-power of Bluetooth SoCs depends on Dolphin Integration's oscillators
- Dolphin Integration's innovative power island construction kit optimizes Low-Power Management
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Zoran Selects Kilopass' XPM Non-Volatile Memory for Products Manufactured Using Advanced Low-Power Process
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |