OCP-IP Develops New Relaxed Commercial Use License for SystemC Transaction Level Modeling Kit
New License allows members to distribute software for OCP-Product development
BEAVERTON, Ore.-- May 25, 2011 --Open Core Protocol International Partnership (OCP-IP) today announced the availability of a relaxed version of their SystemC Transaction Level Modeling (TLM) Kit license. The new, commercial use version of the license allows members to modify or create derivative works.
In addition, the new license distinguishes between source and binary code redistribution and provides a clear definition for derivative work. It now also permits uses outside of semiconductor products such as research, training, products like virtual platforms, consultancy reports or EDA tool testing. Distribution to software customers is now allowed for OCP-based product development. Finally, the new license removes auto-termination conditions ensuring Member companies are no longer at risk of violating the agreement through oversight.
The OCP TLM kit is the first, and most advanced TLM-2.0 based, industry-ready kit in existence today. It provides the first port of call for the entire ESL world. The work by OCP-IP’s System Level Design Working Group significantly increases performance, ease-of-use and ensures alignment with the OSCI 2.0 standard. The kits are free as part of OCP-IP membership entitlement and save users hundreds of thousands of dollars annually in development, documentation, and training costs otherwise required to develop such kits independently.
The kit aligns with OSCI 2.0 for all levels of abstraction and includes TL4, which is equivalent to OSCI's "loosely-timed” (LT) level. TL1 is fully cycle-accurate, including support for clock cycle synchronization and combinatorial paths. TL2 handles intra-burst timing. TL3 and TL4: inter-burst or no timing, equivalent to OSCI’s Base Protocol.
A fully functional version of the kit without monitors is also available to non-members, via click through research license agreement from www.ocpip.org.
“Our new SystemC TLM license was developed in an effort to further extend our members deployment of these mature and proven, advanced kits,” said Ian Mackintosh, president OCP-IP. “The kit provides the complementary, high-level support and tools both valuable and essential to our members, allowing them to focus on their critical design goals and maximize their ROI.”
All parties interested in reviewing a copy of the new relaxed version of the commercial use TLM Kit license should contact admin@ocpip.org.
For all the latest information on OCP-IP please see our latest newsletter at: http://www.ocpip.org/newsletters.php
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
|
Related News
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
- OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
- OCP-IP Delivers Even More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit
- OCP-IP Delivers New Advanced SystemC TLM Kit
- Open SystemC Initiative Announces Proposal for Significant Extensions to Transaction-Level Modeling (TLM) Standard
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |