Cisco Senior Vice President of Engineering Pankaj Patel Joins eASIC Board of Directors
SANTA CLARA, Calif.-- May 26, 2011 --eASIC Corporation, a provider of NEW ASIC devices, today announced that Pankaj Patel, Cisco Senior Vice President of Engineering has joined eASIC’s Board of Directors.
“I am very excited to join eASIC’s Board of Directors. eASIC has a proven, disruptive technology that adds significant value to their customers by displacing power hungry and costly FPGAs or lowering the development cost of traditional ASICs,” said Pankaj Patel. “At a point when many companies in high growth markets are implementing cost reduction strategies to improve gross margins and competitiveness, eASIC is ideally positioned to have a dramatic impact in the custom logic arena.”
“We are very excited to have Pankaj join our Board of Directors,” said Ronnie Vasishta, President and CEO of eASIC. “As a seasoned senior executive, Pankaj brings a unique and valuable engineering, and business management expertise gained at a combination of highly successful small, medium and large enterprises. His experience in growing and scaling businesses will be immensely valuable to eASIC, as we expand our market footprint and continue our aggressive revenue ramp primarily from tier one wired, wireless and storage infrastructure customers.”
Patel’s role at Cisco encompasses development, strategy and execution of its $32 billion product portfolio, as well as go-to-market strategies and customer value propositions for its $10 billion Service Provider business. Prior to Cisco, Patel has held senior management positions at Apollo Computer/HP, Digital Equipment Corporation, Stratacom and Redback. From 1999 to 2003, Patel was Senior Vice President of Engineering at Redback Networks and responsible for all products at Redback Networks. Patel holds a master’s degree in electrical engineering from the University of Wisconsin-Madison and a bachelor’s degree in engineering from Birla Institute of Technology and Science in Pilani, India.
About eASIC Corporation
eASIC is a fabless semiconductor company offering breakthrough NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.eASIC.com.
|
Related News
- Dr. Ford Tamer, Senior Vice President at Broadcom, Joins eASIC's Board of Directors
- Martin Scott Joins Rambus as Senior Vice President of Engineering
- Logic Fruit Technologies Welcomes Mr. Gurudutt (GD) Bansal as Senior Vice President Engineering
- Pankaj Mayor Joins Arteris IP as Executive Vice President of Global Sales
- Former NetLogic CEO and Broadcom Executive, Ron Jankov, Joins eASIC Board of Directors
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |