Sequence Models IP for SoC Power Design Capability Within NanoCool Low-Voltage Flow
SANTA CLARA, Calif. -- March 5, 2002 -- Sequence Design Inc., the SoC Design Closure Company, today announced the addition of IP power modeling to the company's NanoCool initiative, the leading flow for 100 nanometer low-power/low-voltage design.
The NanoCool flow will leverage Sequence's leadership in RTL power, concurrent optimization, and extraction to partner with industry leaders to address the unique needs of designs at 100 nanometers and below (see 2/25 NanoCool release for additional details). Initial partners in the initiative include Silicon Metrics and Virtual Silicon.
With the ever-increasing complexity of System-on-chip (SoC) design, power has become a major design concern. Intellectual property (IP) blocks such as digital-signal-processing (DSP) cores, embedded processors, memories, and analog and mixed signal blocks are integrated on the same silicon. Through Sequence's SoC PowerTheater suite, designers will be able to make decisions about packaging and power distribution early in the flow by leveraging high-quality IP power models. This tool suite will also perform power reduction and optimization, and thereby produce low-power designs in a shorter amount of time. While describing power behavior and creating power models manually is a time-consuming and error-prone process, the automated model generation process in PowerTheater allows the users to create power models quickly and efficiently.
"IP modeling forms the foundation of low-power and low-voltage design," said Kevin Walsh, vice president of product management, Sequence Design. "Within our NanoCool flow, we will offer premier customers designing complex SoCs, as well as IP providers, a means to produce accurate and robust power models for IP blocks."
Sequence provides a comprehensive methodology for SoC power management. The PowerTheater suite consists of Analyst for power analysis at the register-transfer level (RTL) and gate level, and Designer for pre-synthesis RTL power optimization. With the introduction of IP modeling, PowerTheater now enables designers to create detailed power models for IP blocks. The graphical user interface steps users through various modeling steps. While the suite supports all major industry standard library formats (Synopsys .lib, ALF and OLA), the modeling capability utilizes the rich syntax and versatility of the Advanced Library Format (ALF). A user is not required to have any knowledge of the ALF syntax in order to use the new IP modeling features. "Underneath the hood" it utilizes advanced constructs and modeling styles afforded by the ALF format.
"With support for ALF models, Sequence's IP modeling capability can facilitate the creation of high-quality power models for complex IP blocks," said Dr. Wolfgang Roethig, chairman of the IEEE P1603 ALF Workshop and senior engineering manager at NEC Electronics Inc. "NEC Electronics will provide its customers with the required libraries and ALF models for the PowerTheater product, and we applaud Sequence's commitment to the industry's most accurate library modeling format."
Availability
IP modeling will be available in April 2002 as
part of the standard feature set of PowerTheater Analyst for existing customers
with current maintenance contracts, as well as new customers starting at
$80,000 for a one year time-based license in Europe and the United States.
About Sequence
Sequence Design, Inc., the SoC Design Closure
CompanySM, enables system-on-chip designers to bring higher-performance
and lower-power integrated circuits quickly to tapeout. Sequence's physical
design software and solutions give its more than 100 customers the competitive
advantage they need to excel in aggressive technology markets, despite
demanding complexity and time-to-market issues of sub-180 nanometer design.
Sequence has worldwide development and field service operations. The company was formed through the merger of Sente, Inc., Sapphire Design Automation, Inc. and Frequency Technology. Sequence is privately held. Sequence is a member of Cadence Design Systems' Connections[tm] and Mentor Graphics' Open Door[tm] partnership programs.
Additional information on the company can
be found at
www.sequencedesign.com
Related News
- Massana, XEMICS Partner To Offer A Combined RISC and DSP Core For Ultra Low-Power, Low-Voltage Applications
- Faraday Technology Enhances PowerSmart Design Flow to Include Sequence's RTL Power Analysis Tool
- Synopsys and UMC Partner on Low Power 90-nm Reference Design Flow to Deliver Faster Time to SoC Success
- POWER MANAGEMENT: Converters move on-chip to regulate SoC's voltage
- Aplus Flash Technology announces availability of 0.35um embedded OTP EPROM IP with maximum performance: aplus' 0.35um embedded OTP IP offers high-performance , low-voltage operation on SMIC's 0.35um 2P3M OTP EPROM process
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |