2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
Andover, MA, May 30, 2011 — Paradigm Works, a world-class leader in ASIC and FPGA software and development services, today announced that its VerificationWorks™ verification productivity software suite is UVM 1.0 compliant. Paradigm Works is pleased to support and contribute to Accellera's recent approval of version 1.0 of its Universal Verification Methodology (UVM) standard.
The VerificationWorks™ suite enables rapid project rampup by generating a project environment that is ready-to-go out of the box, complete with directory trees, run software templates, automation for register testing, scoreboard software, a verification IP library, and a convenient interface for viewing regression test results.
VerificationWorks™ is a platform for a complete verification solution and is architected to be simulator independent while supporting industry standard methodologies such as UVM, VMM, and OVM. It can be easily customized to support any reuse methodology adopted by the user.
|
Related News
- Paradigm Works Releases UVM 1.x VerificationWorks
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
- IntelliProp to Demo Gen-Z 1.0 Compliant IP at Flash Memory Summit 2018
- Sibridge Technologies VIPs adopt UVM 1.0
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |