USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Mentor Graphics Forges TLM Synthesis Link Between Hardware Implementation and Virtual Prototyping
WILSONVILLE, Ore.-- May 31, 2011--Mentor Graphics Corporation (NASDAQ: MENT) today announced that the Catapult® C high-level synthesis tool now supports the synthesis of transaction level models (TLMs). TLM synthesis provides the foundation for an executable methodology allowing interplay between Catapult C Synthesis and the Vista™ platform, resulting in a complete TLM 2.0-based solution for virtual prototyping and hardware implementation and enabling the creation of synthesis-ready virtual platforms.
Expanding its full-chip synthesis technology, the Catapult C tool now delivers a methodology and a set of models to support TLM synthesis. With the new TLM synthesis flow, abstract TLM models are converted to pin-accurate, protocol-specific, SystemC models, and from there, synthesized to RTL code. Conversely, existing synthesizable descriptions can be converted to TLMs. The flow supports standard off-the-shelf bus interfaces, including the ARM AMBA bus family, as well as custom protocols.
This new capability provides an essential link between virtual prototyping and HLS-based hardware implementation. Traditionally, these two activities have been separated by incompatible abstraction requirements: virtual prototyping relying on fast and abstract TLM interfaces, and HLS requiring pin-accurate synthesizable models. With its new TLM synthesis capabilities, the Catapult C tool closes this gap and, combining with Vista, opens new opportunities in ESL design, verification and virtual prototyping.
“Eighty-seven percent of the respondents in a recent survey said it was either mandatory or highly desirable to have high-level synthesis tools integrated with ESL flows,” said Simon Bloch, vice president and general manager, Design and Synthesis division at Mentor Graphics. “TLM synthesis leverages Mentor’s strong technology ‘know how’ in both high-level synthesis with Catapult C and virtual prototyping with the Vista platform as a pivotal starting point for new levels of ESL flow integration.”
Synthesis-ready virtual platforms leverage standard TLM interfaces to combine simulation and synthesizable models. This allows joint design and verification at both the platform and the IP levels using a single and consistent ESL model. Hardware design teams can create abstract TLM models to be automatically synthesized to production quality RTL code using the Catapult C tool. At the same time, those models can be shared with the platform team for system integration, early software testing and fast ESL verification using Vista. Uniting TLM synthesis and simulation effectively creates convergence of ESL models and flows.
Mentor Graphics® will be showcasing the Catapult C tool, Vista and TLM synthesis in Booth #1542 at the 48th Design Automation Conference (DAC) June 6-8, 2011 at the San Diego Convention Center in San Diego, CA. For details about suite session demonstrations, please visit: http://www.mentor.com/events/design-automation-conference/.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- Achronix and Mentor Partner to Provide Link Between High-Level Synthesis and FPGA Technology
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
- Mentor Graphics Acquires Oasys RealTime to Bring RTL Synthesis to its Digital Implementation Flow
- Mentor Graphics Announces Common Embedded Software Development Platform for any Stage of Development from Virtual Prototypes to Hardware Emulation and Boards
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
Breaking News
- EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
Most Popular
- Arm's power play will backfire
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Sondrel announces CEO transition to lead next phase of growth
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
E-mail This Article | Printer-Friendly Page |