Conexant Adopts Target's IP Designer Tool-Suite to Build Next-Generation Foundation DSP IP
48th Design Automation Conference – San Diego, California, June 6, 2011. Target Compiler Technologies, the leader in ASIP design tools, today announced that Conexant Systems, Inc. has adopted their IP Designer™ tool-suite. Conexant is using IP Designer to design DSP cores in both their audio and imaging product lines. By using IP Designer, Conexant plans to deliver unprecedented efficiency in their programmable platforms, while retaining the benefits of programming in C.
Sverrir Olafsson, VP of Engineering at Conexant, comments: “We needed optimized DSP IP cores for our next generation product lines, and we evaluated multiple avenues to address this need. IP Designer from Target Compiler Technologies allowed us to build our own highly-efficient DSP architectures within very well-contained development schedules and costs. The resulting optimized DSPs are well-tuned to the specific needs of our vertical markets and will provide greater efficiencies and better product differentiation for our customers.”
IP Designer is an EDA tool-suite used by SoC designers to design, optimize and program DSPs and other such application-specific processor cores (ASIPs). The designer can easily describe ASIP architectures with performance and energy characteristics that are superior to commercially available processor IP (or may even approach the efficiency of hardwired data-paths). Using Target’s processor modeling language (nML) and the IP Designer tool-suite (which includes a highly optimizing C compiler, a cycle- or instruction-accurate instruction-set simulator, and a graphical/interactive debugging/profiling environment), designers can explore and fine-tune a processor architecture for performance and efficiency and then automatically generate low-power RTL and comprehensive verification suites.
Conexant’s new DSPs will be programmable from C – enabling significant improvements in algorithm development and code portability and re-use. Mr. Olafsson noted that “the efficiency of Target’s C compiler allowed us to nearly eliminate assembly coding, which will help accelerate our time to market objectives. We were impressed by the level of support we received from Target throughout the entire development cycle.”
Today, with its adoption of IP Designer, Conexant joins other Target customers in the audio domain such as GN Resound, NXP, Silicon Labs and SiTel. “More and more companies are finding that ASIP design tools provide a valuable opportunity to increase differentiation in their end products,” comments Gert Goossens, Target’s CEO. “IP Designer has dispelled the notion that only large teams can be successful in custom processor design. Instead, in engagements such as with Conexant, we have shown that impressive results can be attained with compact teams and compact schedules. You no longer have to choose between design optimality and time to market.”
This announcement marks one of several announcements made today by Target.
About Conexant
Conexant's portfolio of innovative semiconductor solutions includes products for imaging, audio, embedded modem, and video surveillance applications. Conexant is a fabless semiconductor company headquartered in Newport Beach, California. To learn more, please visit www.conexant.com.
About Target Compiler Technologies
Target Compiler Technologies (www.retarget.com) is the leading provider of retargetable software tools to accelerate the design, programming and verification of application-specific processor cores (ASIPs). Target's IP Designer tool suite is ideally suited for SoC designs in markets that mandate low silicon cost, low energy consumption, and flexibility to accommodate algorithmic changes. The tools have been used by customers around the globe to design SoCs for 2G/3G/4G handsets, cordless and VoIP phones, audio/video/image processing, infotainment and security for cars, DSL modems, DSL access multiplexers, wireless LAN, hearing instruments, and personal healthcare systems. Target is a spin-off of the Belgian nano-electronics R&D center IMEC, is headquartered in Leuven, Belgium, with North American operations in Boulder, Colorado.
|
Related News
- Huawei Adopts Target's IP Designer Tool-Suite to Build Next-Generation Baseband DSP
- CogniVue Adopts Target's IP Designer Tool-Suite to Build Next-Generation Image Cognition Processor
- Target's IP Designer Tool-Suite Adopted by Dialog Semiconductor to Create OpenVG Graphics Processor Core
- Siport Adopts ARC's Patented Configurable CPU and DSP Technologies for Next-Generation Multimedia Applications
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |