Cadence Extends IP Offering, Collaborates with TSMC via Open Innovation Platform
Close Working Relationship Enables Robust, Certified Interface IP
SAN DIEGO, Calif., 06 Jun 2011 — Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced a close collaboration with TSMC that will extend its interface IP offering. For years, the Cadence® design services team has worked with TSMC to deploy designs integrating complex, high-speed interfaces at advanced nodes. Building on that relationship, TSMC is now jointly working with Cadence engineers to develop IP by contributing “seed IP” to the effort. The resulting IP will be marketed and sold by Cadence.
“We expect our close working relationship with Cadence to have far-reaching benefits for our mutual customers,” said Suk Lee, director of Design Infrastructure Marketing at TSMC. “Complex IP development and integration at advanced nodes requires IP suppliers and foundries to work more closely together than ever before. Collaborations such as this one further the goal of our Open Innovation Platform to speed innovation in the semiconductor industry.”
The initial outcome of the engineering collaboration will be certified solutions to support the pervasive USB 2.0 and 3.0 standards. The solutions will be supported and sold by Cadence. The team has already delivered a certified USB 2.0/3.0 PHY/PCS/controller for on-going, advanced node development.
“Our extended collaboration strengthens an already close working relationship and ensures the availability of IP that has been validated where it matters most – at the foundry,” said Vishal Kapoor, vice president of marketing for SoC Realization at Cadence. “Our relationship exemplifies how IP suppliers and foundries must work together so that our customers can overcome rising design complexity challenges. It is a critical step in delivering on the strategy we outlined in our EDA360 vision last year.”
As the industry migrates to advanced nodes, design teams will require IP that has been designed to account for the growing impact of process variations. They will need IP that is closely tied to the target process technology, and is fully supported by a sophisticated integration environment spanning silicon, package and board. Understanding these market requirements, Cadence supports its IP with a comprehensive design environment that includes design-in kits, verification IP, advanced flows and methodologies to ensure successful integration.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- TSMC Extends Open Innovation Platform(TM)
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Agile Analog joins TSMC Open Innovation Platform IP Alliance Program
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |