Cadence Accelerates Development of Multiprocessor Mobile Devices with New ARM ACE Verification IP
Extends VIP Catalog with ARM® AMBA® 4 AXI Coherency Extensions (ACE™) Protocol Support
SAN DIEGO, Calif., 06 Jun 2011 -- DAC Booth #2237 — Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the immediate availability of verification IP (VIP) for ARM Ltd.’s new AMBA 4 Coherency Extensions protocol (ACE), extending its popular VIP catalog and speeding the development of multiprocessor mobile devices. The new VIP enables designers to verify the functionality of multiprocessor ARM Cortex®-A15 designs now being deployed in a variety of mobile applications including consumer tablets and smart phones. These multiprocessor designs must rely on cache coherency to effectively execute multiple tasks simultaneously, a requirement in order to run more powerful software “apps” with fast response times. The ACE protocol provides hardware-based cache coherency and is used in conjunction with ARM Cortex-A15-based multiprocessor designs. When using the ACE VIP in tandem with Cadence® end-to-end interconnect fabric monitoring, designers have the first full solution for coherency verification.
“Mobile design complexity has grown to the point that it requires capabilities previously only found in very high-performance systems,” said Michael Dimelow, Director of Marketing, Processor Division, ARM. “The ACE protocol provides the cache coherency required to manage the rising number of transactions between multiple processors and distributed memory. This is true for all classes of consumer devices and, increasingly, in the network and enterprise markets. ARM has worked closely with EDA partners, such as Cadence, to ensure that their latest VIP tools are capable of validating these complex coherent compute systems.”
The AMBA 4 ACE VIP is the newest member of the Cadence VIP catalog, which is comprised of a broad portfolio of protocol verification IP and memory models. VIP enables designers to verify the functionality of their systems at the silicon, SoC and system levels, delivering the technology required to achieve the Cadence EDA360 vision.
“By working collaboratively with ARM and their leading Cortex-A15 customers over the last year, we deliver must-have VIP for verifying systems based on the ACE protocol,” said Ziv Binyamini, Corporate Vice President of System & Software Solutions, Research and Development at Cadence. “This VIP is critically needed to speed the development and delivery of sophisticated ARM-based mobile devices and overcome the growing challenges inherent in designing cache-coherent, multiprocessor systems.”
For over ten years, on more than 1600 designs, the advanced methodology used by Cadence VIP has helped to measurably verify that AMBA designs will meet the specification. Now, with the complex use scenarios introduced with cache coherency and multiprocessor designs, Cadence’s advanced VIP is even more critical to complete design verification. Cadence VIP verifies each master and slave to ensure compliance with the ACE specification, and works with an interconnect fabric monitor to ensure coherency of the full SoC, giving designers confidence that their designs are truly coherent. Only Cadence delivers this complete ACE verification solution.
The Cadence ACE verification solution is available now as part of the broad VIP catalog. For additional information visit the AMBA VIP web page, visit with Cadence in booth 2237 at the Design Automation Conference (DAC) in San Diego, or attend the ARM, Cadence and Texas Instruments Exhibitor Forum on June 7, 2011 at DAC.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
- Cadence Accelerates Development of Mobile, Automotive and Hyperscale Systems with the Helium Virtual and Hybrid Studio
- Cadence Accelerates Arm-Based Server Development by Automating Arm Pre-Silicon Bare Metal Compliance Testing
- Cadence Offers Complete Development Environment for ARM Premium Mobile IP Suite
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |