Bluetooth low energy v6.0 Baseband Controller, Protocol Software Stack and Profiles IP
Sonics Announces Innovative Design Environment for Accelerating Network-on-Chip Configuration
New System-Level Tool Helps Designers Simplify IP Configuration for Streamlined On-Chip Connectivity
SAN DIEGO, Calif., DESIGN AUTOMATION CONFERENCE – June 7, 2011 -- Sonics, Inc.®, the world’s number one supplier of on-chip communications IP, today announced Sonics StudioXE™, an innovative system-level design environment for rapid network-on-chip (NoC) configurability. Sonics StudioXE helps designers accelerate every stage of SoC design —from early architectural exploration to final output, and features an array of robust utilities that help optimize for power, performance and area.
This week at the Design Automation Conference, Sonics announced and demonstrated its new reference design flow—based on Sonics’ StudioXE design environment— in support for TSMC’s recently announced Reference Flow 12 initiative as part of the TSMC Open Innovation Platform™ (OIP) Partner Pavilion, Booth # 2535. Sonics will also showcase its award-winning portfolio of on-chip networks and design tools in the IP SoC Village, Booth # 1915, at the San Diego Convention Center.
“As complexities continue to significantly increase on-chip, the need for an open, configurable and powerful design environment becomes essential for SoC designers and architects,” said Jack Browne, senior vice president of sales and marketing at Sonics. “StudioXE allows our customers to design an advanced SoC with a level of precision, enabling them to closely track and tune performance, power and area throughout every step of the design.”
StudioXE offers an intuitive GUI that provides architects and designers with a single design environment for assembling configuring and generating a complete SoC design. As a next-generation, modular, system-level design platform, StudioXE enables rapid integration and configuration of Sonics’ on-chip network IP for highly complex SoCs.
With a flexible, open platform, StudioXE helps designers seamlessly integrate Sonics’ IP into their SoC designs—without any disruption to existing flows. As part of its modular framework, StudioXE is based on the open Eclipse framework and uses the industry standard IP-XACT format so designers can simply drop their IP into Sonics’ StudioXE without compatibility issues or using additional tools to configure their IP. This also allows StudioXE and Sonics’ IP to be integrated seamlessly into customers’ design flow.
About Sonics
Sonics, Inc. is a pioneer of network-on-chip (NoC) technology and today offers SoC designers the largest portfolio of intelligent, on-chip communications solutions for home entertainment, wireless, networking and mobile devices. With a broad array of silicon-proven IP, Sonics helps designers eliminate memory bottlenecks associated with complex, high-speed SoC design, streamline and unify data flows and solve persistent network challenges in embedded systems with multiple cores. As the leading supplier of on-chip communications networks, Sonics has enabled its customers to ship more than one billion units worldwide. Founded in 1996, Sonics is headquartered in Milpitas, Calif. with offices worldwide. For more information, please visit www.sonicsinc.com, www.sonicsinc.com/blog
|
Related News
- Sonics Expands Market Lead in Network-On-Chip
- Sonics Unveils Industry's First GHz Network-on-Chip
- Sonics Surpasses One Billion Units and Remains World's Largest Supplier of Network-on-Chip Technology
- Sonics Offers Free Evaluation for Designers of Sonics Network for AMBA Protocol Solution
- Sonics Continues Open Configuration Environment Development
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |