ALLEGRO DVT now targets Wireless Display (WiDi) with its ultra-low latency H.264 IP cores.
June 7, 2011 -- Allegro DVT announces the immediate availability of an ultra-low latency version of its H.264/MPEG-4 AVC high-profile, high-definition hardware video encoding IP, suitable for Wireless Display applications.
Wireless Display encompasses a set of technologies designed to carry a video source over a wireless data channel in real time. This long awaited concept lets viewers do away with video cables in applications like:
- Wireless HDMI (STB, Blu-ray or gaming consoles)
- PC-to-TV
- PC-to-Video projector
To ease video signal transmission over the air, some form of video compression is required. All solutions until now come with some degree of latency, introducing an annoying time lag in user applications.
Thanks to Allegro DVT proprietary ultra-low latency H.264 technologies, it is now possible to cut the lag, improve reliability and reduce the power consumption of a WiDi connection.
Allegro DVT low-latency compression technologies are suitable for all types of wireless transmission including Wi-Fi, Ultra Wideband and 60 GHz.
Allegro DVT’s H.264 IP core is a silicon-proven real-time hardware encoder targeting mobile phones, camcorders, set-top boxes, webcams and video surveillance applications. The IP core uses Allegro DVT’s H.264 compression algorithms, originally designed for high quality broadcast applications. Allegro’s IP core can process images up to high-definition resolutions and can encode several channels simultaneously.
Allegro’s H.264 encoding IP delivers HD quality with end-to-end latency as low as 20 ms, as required by WiDi, Video Conferencing and a wide range of automotive, military and medical applications. “Allegro DVT’s IP core caters to real-time and fast-response applications, delivering full frame rate video at HD quality. This new breakthrough demonstrates Allegro’s advanced technical know-how and H.264 encoding expertise”, says Stephane Audrain, head of IP core development at Allegro DVT.
Allegro DVT’s H.264 encoding IPs are also available for H.264 baseline and main profiles, in resolutions ranging from CIF to HD, and support H.264/MVC for 3D video.
About Allegro DVT:
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC solutions, including industry standard compliance test suites and real-time audio/video encoders and transcoders. Allegro products have been chosen by more than 100 major IC providers, OEMs and broadcasters. See: http://www.allegrodvt.com/Allegro/
|
Ceva, Inc. Hot IP
Related News
- intoPIX Showcases Ultra-low Latency Wireless Display Concept at CES Las Vegas 2023
- Ultra-Low Latency H.264 Video Encoding Now Available from CAST
- Allegro DVT Releases a New Generation of Encoder IPs
- Allegro DVT unveils its hardware dual-format (HEVC/H.265 and AVC/H.264) encoder IP
- Allegro DVT Wireless Display Codec IP Receives Frost & Sullivan Global New Product Innovation Leadership Award
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |