STMicroelectronics Makes 28nm CMOS Process Available Through CMP
Semiconductor technology leader and CMP help universities, research labs and companies prototype next generation of Systems on Chip
Geneva, June 15, 2011 - STMicroelectronics (NYSE: STM) and CMP (Circuits Multi Projets®) today announced that the CMOS 28nm process from STMicroelectronics is now available for prototyping to universities, research labs and companies through the silicon brokerage services provided by CMP.
The introduction of the 28nm CMOS process builds on the successful collaboration that has allowed universities and companies to access previous CMOS generations such as 45nm (introduced in 2008), 65nm (introduced in 2006), 90nm (introduced in 2004), and 130nm (introduced in 2003). CMP is also offering 65nm and 130nm SOI (Silicon-On-Insulator), as well as 130nm SiGe processes from STMicroelectronics. For example, 170 universities and companies received the design rules and design kits for the 90nm CMOS process, and more than 200 universities and companies (60% in Europe, 40% in Americas and Asia) have now received design rules and design kits for ST’s 65nm bulk and SOI CMOS processes. The 45/40nm CMOS is still being deployed.
“There has been a great interest in designing ICs in these processes, with about 300 projects having been designed in 90nm (phased out in 2009), and 200 already in 65nm,” said Bernard Courtois, Director of CMP. “In addition, 60 projects have already been designed in 65nm SOI and it is interesting to note that many top universities in Europe, in the USA and in Asia have taken advantage of the CMP / ST offer.”
The CMP multi-project wafer service allows organizations to obtain small quantities--typically from a few tens to a few thousand units--of advanced ICs. The cost of the 28nm CMOS process has been fixed to 15,000 Euros/mm2, with a minimum charge of 1mm2 (Users can order a die area as small as 1mm2).
“This very exciting program perfectly illustrates our strong involvement with the education and research communities. It is essential that university students and researchers can have access to the most advanced technologies, which we have been providing in cooperation with CMP for two decades,” said Patrick Cogez, Director, Universities and External Relations, Front-End Technology and Manufacturing at STMicroelectronics. “Ensuring that universities have access to our leading-edge technologies also helps us to attract the best young engineers as part of our commitment to remain a technology leader on a long-term basis.”
About STMicroelectronics
STMicroelectronics is a global leader serving customers across the spectrum of electronics applications with innovative semiconductor solutions. ST aims to be the undisputed leader in multimedia convergence and power applications leveraging its vast array of technologies, design expertise and combination of intellectual property portfolio, strategic partnerships and manufacturing strength. In 2010, the Company’s net revenues were $10.35 billion. Further information on ST can be found at www.st.com.
About CMP
CMP is a broker in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial Companies. Advanced industrial technologies are available in CMOS, BiCMOS, SiGe BiCMOS, High Voltage, FDSOI down to 20nm, pHEMT GaAs, and MEMS etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities. Since 1981, more than 1000 Institutions from 70 countries have been served, more than 6000 projects have been prototyped through 700 runs, and 60 different technologies have been interfaced. For more information, visit: http://cmp.imag.fr
|
Related News
- STMicroelectronics Makes 45nm CMOS Process Available Through CMP
- CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP
- Samsung Proliferates the Internet of Things with the Addition of RF Capabilities to its 28nm Process Technology for Foundry Customers
- Synopsys, STMicroelectronics and Samsung Collaborate to Accelerate Adoption of 28-nm FD-SOI Technology for SoC Design
- UMC to Develop 65nm BSI CMOS Image Sensor Process with STMicroelectronics
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |