Tilera Unveils the Ultimate Cloud Computing Processor
New TILE-Gx 3000 Series Offers up to 10x the Performance Per-watt of Intel SandyBridge
SAN FRANCISCO – June 21, 2011 – STRUCTURE 2011 --
- Co-developed with the world’s leading cloud computing companies
- Slashes power with each core consuming <0.5 watts
- High performance 64-bit processors with 36, 64 or 100 cores @ 1.5 G
Tilera® Corporation, the leader in manycore general purpose microprocessors, today unveiled the TILE-Gx™ 3000 processor family specifically designed for today’s most common cloud computing applications. Co-developed with some of the world’s largest Internet brands, the TILE-Gx 3000 processors are optimized for cloud datacenters. The family delivers a 10-fold performance-per-watt advantage over Intel’s SandyBridge processor family by supplying an unprecedented reduction in total system power consumption and footprint, and provides an estimated 50 percent reduction in total cost of ownership (TCO).
“We have been working with the largest cloud computing companies for two years to design a processor that addresses their biggest pain points. The TILE-Gx 3000 series has features like 64-bit processing, virtualization support and high processor frequency, which were specifically implemented for our web customers,” says Ihab Bishara, Director of Server Solutions, Tilera. “The era of 20-30 percent incremental gains is over. The Gx-3000 series provides the order of magnitude improvements the industry is looking for.”
The TILE-Gx 3000 series processors target scale-out datacenters running throughput-oriented applications including:
- Web applications, which need high throughput processing and low latency.
- Database applications like NoSQL and in-memory databases, which require high-memory throughput and storage.
- Data mining applications like Hadoop that rely on high disk throughput and data processing.
- Video transcoding, which necessitates throughput processing.
Specifications:
The TILEGx-3000 series includes three processors to address different market segments.
Part Number | Core Count | Cache | DDR3 | PCIe 2.0 Controllers | Ethernet Ports | Power | Availability |
Gx3036 | 36 | 12 MB | Dual channels | 1 x8 port | 2 x 1 Gb | 20 W | Q3 2011 |
1 x4 port | 2 x 10 Gb | ||||||
Gx3064 | 64 | 20 MB | Quad channels | 2 x8 port | 2 x 1 Gb | 35 W | Q1 2012 |
1 x4 port | 2 x 10 Gb | ||||||
Gx3100 | 100 | 32M B | Quad channels | 2 x8 port | 2 x 1 Gb | 48 W | Q1 2012 |
1 x4 port | 2 x 10 Gb |
The TILE-Gx 3000 series was developed using the 40 nanometer TSMC fabrication process. Each core features a powerful three-issue, 64-bit ALU with an advanced virtual memory system. Each core includes 32 kilobytes (kB) of L1 I-cache, 32 kB of L1 D-cache and 256 kB L2 cache, with up to 32 megabytes L3 coherent cache across the device. Processor utilization is optimized using advanced memory stripping that utilizes up to 4 integrated 72-bit DDR3 memory controllers that support up to one terabyte (TB) total capacity. The TILE-Gx 3000 series integrates smart NIC hardware for preprocessing, load balancing, and buffer management of incoming traffic.
“We are seeing significant growth in the NoSQL database market with deployments of hundreds and thousands of servers in major web properties,” said Steven Mih, Vice President of Business Development, Couchbase. “Together the Tilera Gx and Couchbase solution provide the high performance data layer our customers need, but with unbelievably low power consumption.”
General Purpose Software:
The TILE-Gx 3000 family was designed to handle all of the most common 64-bit cloud applications. The TILE architecture is supported with the latest Linux release (2.6.36) enabling users to get their Linux-based applications up and running easily.
- CentOS compatible with support for 2,000+ standard RPM packages
- Standard tool chain including Gcc, G++ , Gdb, Gprof, OProfile, perf event, Mudflap, Eclipse
- Full support of standard languages including ANSI C/C++, Java, PHP, Perl, Python
- Advanced programming frameworks including Erlang, TBB, open MP
- Standard management protocols including IPMI 2.0, SNMP, Syslog, Telnet, SSH, TFTP, FTP, SCP
Processor Availability
The first of the TILE-Gx family of processors, the 36-cores device, will be sampling in July of 2011, with the 64 and 100-core devices available early in 2012.
Meet Tilera at Structure 2011
Representatives from Tilera will be at the GigaOM’s Structure 2011 event to be held on Wednesday and Thursday, June 22 and 23, at the Mission Bay Conference Center at UCSF in San Francisco. Stop by our booth exhibit if you are interested in the TILE-Gx 3000 early access program. Tilera executives will speak in three separate sessions. On Wednesday, Bishara will be co-presenting a working shop with Couchbase executive Steven Mih called “Tilera + Couchbase: Get Your Cake and Eat It Too,” at 12:30 p.m. in room two. On Thursday, Tilera CTO Dr. Anant Agarwal will be speaking on a panel titled “Piecing Together the Next-Generation of the Cloud,” at 1:40 p.m. And Tilera CEO Omid Tahernia will speaking on a panel titled “Computer at the Crossroads: What Hardware Will Reign in the Clouds?,” at 4:40 p.m.
About Tilera
Tilera® Corporation is the developer of the highest performance manycore microprocessors in the world. The company is headquartered in San Jose, Calif., with additional locations worldwide. For more information, visit www.tilera.co .
|
Related News
- Ceremorphic Exits Stealth Mode; Unveils Technology Plans to Deliver a New Architecture Specifically Designed for Reliable Performance Computing
- Alibaba Cloud Unveils New Server Chips to Optimize Cloud Computing Services
- Ampere Announces Availability of eMAG for Hyperscale Cloud Computing and Unveils Aggressive, Multi-Generation Roadmap
- Marvell Unveils 1.6GHz Quad-Core ARMADA XP Platform for Enterprise-Class Cloud Computing Applications
- Andes Technology Unveils the D45-SE RISC-V Processor Targeting ASIL-D Certification
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |