Evatronix Releases USB 2.0 High Speed PHY to Complement its USB Offering
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
Mixed-signal IP joins the renowned digital IP cores for USB 2.0 devices and constitutes a fully operational solution for most recent technology nodes.
Bielsko-Biala/Poland, June 27th, 2011 - Evatronix SA, the leading provider of USB-IF certified solutions for USB 2.0 IP, announced today the introduction of a USB High Speed PHY IP that will complement the long-existing suite of USB 2.0 Device and Host controllers. Evatronix USB 2.0 PHY has already been silicon proven and guarantees compliance with all relevant layers of USB specification for High, Full and Low Speeds.
“With the release of our USB 2.0 PHY we passed next significant milestone in our strategy to offer complete front-to-back IP solutions,” said Wojciech Sakowski, Evatronix CEO. “With over 10 years of experience in developing and supporting USB 2.0 solutions we can now seamlessly assist our customers in all their development stages from architectural concept to tape-out.”
The Evatronix USBHS-PHY is a complete mixed-signal transceiver macro-cell that implements the USB 2.0 Physical Layer for Host and Device applications. It is compliant with the UTMI+ specification.
The Evatronix USBHS-PHY features a Built-in Self Test, self calibration termination and pull-up resistors for seamless operation. It also supports regular 3.3V analog and 1.8V digital core supplies, both with 10% of voltage tolerance. Numerous other features enable designers to tailor the USBHS-PHY to the needs of a particular application.
EVATRONIX USBHS-PHY AVAILABILITY
The Evatronix USBHS-PHY logic macro is available now on the LFoundry 150nm process with the possibility to port it to any technology node from 45 to 180nm.
|
Related News
- Evatronix USB 2.0 Controller Secures USB Certification for Richnex High Speed USB Transceivers
- QuickLogic Ships the First ArcticLink Solution Platform, with Fully Integrated USB 2.0 High Speed On-the-Go Controller and PHY
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- Evatronix Announces the USB 3.0 Compatible High Speed Hub IP Core with Analog and Digital PHY Options
- SMSC Announces Industry's First High Speed Inter-Chip USB 2.0 Hub for Portable Consumer Electronics Applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |