Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
Dolphin Integration revolutionizes subsystem performance validation with Application Hardware Modeling
Grenoble, France, July 4, 2011 -- Every SoC Integrator talks about TTM and lower cost: at least, Dolphin Integration has taken-up this challenge! The key is to anticipate, through Application Hardware Modeling (AHM), as early as possible, the integration issues affecting performances such as Jitter, Crosstalk, Yield, SNR degradation… But Application Hardware involves devices on the PCB. The integration of Silicon IPs, even with the highest resolution, is tricky! Indeed, their final performance can be degraded by supply noise, on-board parasitic resistances, process dispersion… and for such disturbances, specified SoC performances are not met.
Focus on each SoC subsystem, namely each subset of components dedicated to one major function and configured for a specific application, involves from Silicon IP to electromechanical peripherals. The virtual Test of subsystem performances thus requires modeling SoC and PCB selectively: a wise choice of diverse abstraction levels is needed!
To sum it up, Application Hardware Modeling enables the selective simulation of a subsystem, as illustrated in the linked video.
Dolphin Integration, both Silicon IP and EDA solution provider, is supporting its users to face the TTM and low-cost challenge not only with enhanced products, with detailed specifications highlighting profiles and templates, which serve for ensuring the proper matching of components, and with simulation models, but also with training for Behavioral Modeling and with Case-study Tutorial Products.
With such offering, Dolphin’s users are in the best position to develop right-on-first pass Systems-on-Chip and to define the best application schematics for reaching the target performances in each market segment with the best trade-off between Silicon area and Bill of Material.
For more information, do not hesitate to contact the Marketing Manager, Nathalie Dufayard, at solutions@dolphin-integration.com.
|
Dolphin Semiconductor Hot IP
Related News
- Leading-edge demonstration of Application Hardware Modeling for SoC Integrators and Application Engineers of Fabless suppliers by Dolphin Integration
- DOLPHIN Integration is completing its offering of Custom Training Products after a market test in Asia
- DOLPHIN Integration promotes Application Hardware Modeling to optimize system functions
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration unveils extremely dense audio CODECs for application processors at 28 nm and 16 nm
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |