Process Detector (For DVFS and monitoring process variation)
Dolphin Integration revolutionizes subsystem performance validation with Application Hardware Modeling
Grenoble, France, July 4, 2011 -- Every SoC Integrator talks about TTM and lower cost: at least, Dolphin Integration has taken-up this challenge! The key is to anticipate, through Application Hardware Modeling (AHM), as early as possible, the integration issues affecting performances such as Jitter, Crosstalk, Yield, SNR degradation… But Application Hardware involves devices on the PCB. The integration of Silicon IPs, even with the highest resolution, is tricky! Indeed, their final performance can be degraded by supply noise, on-board parasitic resistances, process dispersion… and for such disturbances, specified SoC performances are not met.
Focus on each SoC subsystem, namely each subset of components dedicated to one major function and configured for a specific application, involves from Silicon IP to electromechanical peripherals. The virtual Test of subsystem performances thus requires modeling SoC and PCB selectively: a wise choice of diverse abstraction levels is needed!
To sum it up, Application Hardware Modeling enables the selective simulation of a subsystem, as illustrated in the linked video.
Dolphin Integration, both Silicon IP and EDA solution provider, is supporting its users to face the TTM and low-cost challenge not only with enhanced products, with detailed specifications highlighting profiles and templates, which serve for ensuring the proper matching of components, and with simulation models, but also with training for Behavioral Modeling and with Case-study Tutorial Products.
With such offering, Dolphin’s users are in the best position to develop right-on-first pass Systems-on-Chip and to define the best application schematics for reaching the target performances in each market segment with the best trade-off between Silicon area and Bill of Material.
For more information, do not hesitate to contact the Marketing Manager, Nathalie Dufayard, at solutions@dolphin-integration.com.
|
Dolphin Design Hot IP
Related News
- Leading-edge demonstration of Application Hardware Modeling for SoC Integrators and Application Engineers of Fabless suppliers by Dolphin Integration
- DOLPHIN Integration is completing its offering of Custom Training Products after a market test in Asia
- DOLPHIN Integration promotes Application Hardware Modeling to optimize system functions
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration unveils extremely dense audio CODECs for application processors at 28 nm and 16 nm
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |