HDL Design House Joins the Cadence IP Alliance Program
July 4th , 2011 - HDL Design House, a company that offers design and verification services as well as soft and hard IP cores (digital and analog), today announced that it has signed a strategic agreement with Cadence Design Systems, a leader in global electronic design innovation, to join the Cadence IP Alliance program.
This agreement with Cadence will enable HDL Design House to gain access to Cadence end-to-end Silicon Realization product lines, streamline its design flows for both analog and digital IP cores, and increase operational effectiveness. The move represents a significant milestone in the more than fouryear collaboration between the two companies.
The agreement provides the framework for Cadence and HDL Design House to develop and deploy SoC design and design verification methodologies required to further strengthen HDL Design House´s position as the developer of IP cores and System-on-Chip solutions.
"HDL Design House signed this agreement to make Cadence its strategic and preferred partner for EDA products and technologies since Cadence is the leader in providing the fully integrated, analog and digital flows that HDL Design House requires," said Predrag Markovic, HDL Design House CEO. "It is critical to partner with a leader in EDA who can support our development needs, especially in the area of advanced low-power chip design.. Technology, methodologies and the strong vision that Cadence brings to the relationship will be a tremendous benefit to HDL Design House". The agreement provides HDL Design House with access to the range of Cadence analog/mixed-signal (AMS), unified digital flow, and verification technologies for complete front-to-back-end development and verification.
HDL Design House and Cadence also agreed that HDL Design House will, through development of its own IP cores, provide additional testing and support for the next generation of Cadence market-leading verification IP product line.
HDL Design House (www.hdl-dh.com) delivers digital and analog design and verification products & services in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House was awarded ISO 9001:2000 and ISO 27001:2005 certifications in 2006 and has achieved certifications from Direct Assessment Services (DAS).
|
Related News
- HDL Design House Joins the Cadence IP Alliance Program
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
- Agile Analog joins TSMC Open Innovation Platform IP Alliance Program
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- proteanTecs Joins Intel Foundry Services (IFS) Accelerator IP Alliance Program
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |