Cadence Encounter Digital Flow Instrumental in Tapeout of Samsung 20-Nanometer Test Chip
Proves Readiness of Cadence Unified Digital Flow for 20-Nanometer Design
SAN JOSE, Calif., 11 Jul 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that technology leader Samsung Electronics, Co., Ltd. deployed the Cadence® unified digital flow, from RTL to GDSII, to tape out a test chip at 20 nanometers. The Cadence Encounter®-based flow and methodology were integrated to address the requirements of Samsung’s advanced 20-nanometer process technology for the test chip. The flow handled IP integration and validation, as well as the complex design rules at 20 nanometers.
This achievement demonstrates Samsung’s design and manufacturing leadership at advanced nodes and the strength of the Cadence unified digital flow to extend to the next advanced node. Furthermore, achieving this milestone shows that key aspects of the design chain—including IP, libraries, foundry enablement, and software—support critical design rules at 20 nanometers.
Working alongside Cadence engineers, Samsung used the Cadence 20-nanometer digital methodology for design and implementation of a project featuring an ARM® Cortex™-M0 microprocessor and ARM Artisan® Physical IP. The result is a logic test chip at cutting-edge geometries that sets the bar for 20-nanometer designs.
"Samsung’s successful tapeout of this challenging 20-nanometer design is the result of great collaboration between two industry leaders,” said Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “Consistent with the EDA360 vision, this effort underscores the need for deep relationships among electronics companies to achieve these types of technology milestones.”
This latest collaboration at 20 nanometers extends the ongoing relationship between Cadence and Samsung on design-for-manufacturing and previous advanced node flows, including the Common Platform’s 32/28-nanometer flow from RTL synthesis to GDSII and signoff for Samsung’s low-power high-k metal gate (HKMG) process technology.
“This tapeout is an extremely important accomplishment for Samsung, and we’re incredibly proud of the work our team has done,” said Dr. Kyu-Myung Choi, vice president of System LSI infrastructure design center, Device Solutions, Samsung Electronics.
“We knew working at 20 nanometers would pose significant challenges, and we were impressed with how the Cadence Encounter digital flow was able to address the new challenges at this advanced node. Our success speaks for itself—we are very pleased we chose Cadence to help us demonstrate our leadership position at 20 nanometers.”
Cadence products used in the 20-nanometer digital flow include the Encounter Digital Implementation System, Encounter RTL Compiler, Incisive® Enterprise Simulator, Encounter Power System, QRC Extraction, Encounter Timing System, Encounter Test and Physical Verification System. The Cadence NanoRoute® Router was used for 20-nanometer advanced digital routing.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- GUC Optimizes Quality of Results and Accelerates Time to Tapeout Using the Cadence Digital Full Flow
- Cadence Digital Full Flow Achieves Certification for Samsung Foundry 5LPE Process Technology
- Cadence Reference Flow with Digital and Signoff Tools Certified on Samsung's 10nm Process Technology
- Freescale Semiconductor Uses Cadence Encounter RTL-to-GDSII Flow to Tapeout a 28nm 1.8GHz Communications Processor
- Cadence Solutions Enable Successful Tape Out of 20-Nanometer SoC Test Chip by Global Unichip Corporation
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |