Cavium Networks Licenses Arteris FlexNoC Network on Chip Interconnect IP
SUNNYVALE, CA, Jul 12, 2011 -- Arteris Inc., the inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions, today announced that it has entered into an agreement with Cavium Networks to provide Arteris' FlexNoC network-on-chip interconnect fabric IP.
"We are pleased to license Arteris' network on chip interconnect products," said Farhad Mighani, Senior Director of ASIC Development at Cavium Networks. Arteris' NoC interconnect technology is often called, "a front-end solution to a back-end problem," because using Arteris IP simplifies the front-end design process while easing back-end wire routing congestion and timing closure issues. Six of the top 10 semiconductor companies worldwide have deployed Arteris IP products.
Arteris NoC interconnect IP technology enables SoC designers to achieve faster operating frequencies than traditional SoC interconnects, while simultaneously providing lower power consumption, higher memory bandwidth and optimized latencies by individual connections. Arteris FlexNoC improves SoC performance, lowers SoC costs and enables rapid adoption of IPs communicating in any protocol. The growing Arteris ecosystem provides connectivity to a variety of industry standard and proprietary IP protocols as well as multiple EDA design flows.
"Cavium's purchase of Arteris' FlexNoC network-on-chip IP and memory scheduler products after such a thorough technical evaluation demonstrates Arteris' capability to deliver the best performing and most scalable interconnect solution to SoC customers," said K. Charles Janac, President and CEO of Arteris. "We are proud that Cavium Networks has chosen Arteris FlexNoC to meet their SoC interconnect needs."
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com .
About Cavium Networks
Cavium Networks is a leading provider of highly integrated semiconductor products that enable intelligent processing in networking, communications and the digital home. Cavium Networks offers a broad portfolio of integrated, software compatible processors ranging in performance from 10 Mbps to 40 Gbps that enable secure, intelligent functionality in enterprise, data-center, broadband/consumer and access & service provider equipment. Cavium Networks processors are supported by ecosystem partners that provide operating systems, tool support, reference designs and other services. Cavium Networks principal offices are in Mountain View, California with design team locations in California, Massachusetts, India and Taiwan. For more information, please visit: http://www.caviumnetworks.com .
|
Arteris Hot IP
Related News
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed in Neural Network Accelerator Chip Project Led by BMW Group
- Multiple Arteris IP FlexNoC Interconnect Licenses Purchased by VeriSilicon for Multiple Chip Designs
- Cambricon Licenses Arteris FlexNoC Interconnect IP for Machine Learning SoCs
- Montage Technology Standardizes on Arteris FlexNoC Interconnect IP Licenses for Set-Top Box (STB) Chips
- GCT Semiconductor Licenses Arteris FlexNoC Interconnect IP for LTE Digital Baseband Systems-on-Chip (SoCs)
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |