Setting the record straight on the Intel-TSMC 3-D 'race'
Dylan McGrath, EETimes
7/11/2011 1:29 AM EDT
What's not to love about a story that pits semiconductor process technology leaders Intel Corp. and Taiwan Semiconductor Manufacturing Co. (TSMC) against one another in a race to achieve some high-level technical goal?
Last week, a report by the Taiwan External Trade Development Council (TAITRA), a nonprofit organization promoting trade with Taiwanese firms, did just that, issuing a report that tantalizingly suggested that TSMC might beat Intel to the punch in bringing "three-dimensional chips" to market. EE Times and other news organizations quickly seized on the report and published stories based on it.
The problem, as many EE Times readers promptly pointed out, is that the report was deeply flawed and based upon a false equivalency.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Tabula Confirms Move to Intel's 22nm Process Featuring 3-D Tri-Gate Transistors
- Xilinx Demonstrates Industry's First Scalable 3-D Graphics Hardware Accelerator for Automotive Applications
- Xilinx And Pixel Velocity Team To Deliver World's Most Advanced 3-D Recognition Technology
- Xilinx Virtex-II Pro FPGAs Enable Pandora's Newest 3-D Colour Cube
- STMicro won't use ARM's 3-D core in Nomadik processor
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains