Renesas Electronics Achieves 4X Faster Performance with Synopsys' HAPS FPGA-Based Prototyping Solution
Renesas Electronics Adopts HAPS-64 Systems and UMRBus in their EDA Teams for FPGA Prototyping Used by Multiple Design Groups
MOUNTAIN VIEW, Calif., July 18, 2011 --
Highlights:
- Renesas Electronics EDA teams adopt Synopsys' HAPS-64 FPGA-based prototyping systems for their FPGA prototyping environment.
- The HAPS-64 system enables higher productivity resulting in time savings and high quality of results over their previous FPGA prototyping environment.
- Synopsys' Universal Multi-Resource Bus (UMRBus) enables Renesas Electronics to concurrently utilize virtual (transaction-level simulation-based) and FPGA-based prototyping for advanced system & software development, debug and validation.
Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, adopted Synopsys' HAPS-64 FPGA-based prototyping systems for their prototyping environment for systems-on-chips (SoCs) and microcontrollers. By deploying the HAPS systems, Renesas Electronics achieved more than a 4X speed-up in prototype performance over their previous FPGA prototyping solution. In addition, the Renesas Electronics design team took advantage of the HAPS Universal Multi-Resource Bus (UMRBus) interface to connect their virtual and hardware prototypes, creating an advanced hybrid prototyping environment for faster system and software development, debug and validation.
"HAPS-64 systems deliver increased performance with UMRBus and the flexibility to link the HAPS hardware to our virtual prototype for advanced hybrid prototyping," said Kazunori Goto, department manager of Front-end Design Technology Development Department, EDA & Design Methodology Division, Technology Development Unit at Renesas Electronics Corporation. "The HAPS system saved us considerable time and effort and helped us achieve high quality of results faster."
In addition to achieving faster performance for their hybrid prototyping environment, the HAPS system's modularity enables the team to easily scale to support both small and large system designs for future projects as well as the current one. The UMRBus provided Renesas Electronics with a well-defined standard and efficient communication channel between the host machine's virtual environment and the HAPS hardware prototyping system that was easy to implement. Overall, the team achieved higher quality of results over their previous FPGA prototyping environment.
"Renesas Electronics' outstanding results are an example of the gains in design productivity consistently realized by our customers," said John Koeter, vice president of marketing for IP and Systems at Synopsys. "Because we optimize our HAPS systems for fastest ramp up to optimal performance through faster silicon, high-quality PCB technology, high-speed connectors and high-speed time division multiplexing (HSTDM) communication, customers like Renesas Electronics can rely on us for near real world speeds – critical when creating a hybrid prototyping environment."
Both design and verification teams leverage FPGA-based prototypes to improve their SoC design schedules and avoid costly device re-spins. Synopsys' FPGA-based prototyping solution is a suite of modular, easy-to-use products for SoC prototyping that includes HAPS hardware systems supported by an integrated tool flow including Synplify® FPGA synthesis, Certify® high-performance design partitioning with high-speed time domain multiplexing (HSTDM), and Identify® interactive debugging software for high visibility.
For more information on Synopsys FPGA-based prototyping solution, visit http://www.synopsys.com/FPGA-based-prototyping. To obtain a copy of the FPGA-Based Prototyping Methodology Manual (FPMM), a practical guide to using FPGAs as a platform for system-on-chip (SoC) development, visit http://www.synopsys.com/FPMM.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' New HAPS-80 FPGA-Based Prototyping Solution Delivers Up to 100 MHz System Performance
- New FPGA-Based Prototyping Solution Delivers Up To 3x System Performance Improvement
- Synopsys Extends HAPS Debug Visibility by 100X
- Yokogawa Achieves 5X Faster Programmable Logic Controller Performance With Synopsys' Processor Designer
- Synopsys and Xilinx Collaborate on the Industry's First Methodology Manual for FPGA-Based Prototyping of SoC Designs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |