English
Intel SoCs aided by interconnect, IP library
Peter Clarke, EETimes
7/26/2011 7:04 AM EDT
LONDON – Intel now has the tools in place – in particular an on-chip interconnect fabric, an extensive IP library and software – to make a success of its system-on-chip engineering effort, according to Bill Leszinske, general manager of technical planning and business development at Intel's Atom processor SoC development group.
Intel has been striving to break out of the computer sector for many years and its system-on-chip engineering group is a key part of that effort.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
- Rambus Joins the Intel Foundry Services (IFS) Accelerator IP Alliance to Enable State-of-the-Art SoCs
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Arteris IP FlexNoC Interconnect Licensed by Picocom for 5G New Radio Infrastructure Baseband SoCs
- Horizon Robotics Licenses NetSpeed Interconnect IP for AI SoCs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models