Sidense Completes TSMC IP9000 Assessment for SiPROM NVM IP and Attains more than 70 Customer Licenses in the Last 12 Months
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Sidense 130nm SiPROM one-time programmable (OTP) memory macros meet all of TSMC's IP9000 Assessment requirements and garner acceptance across an increasing number of application segments
Ottawa, Canada - (August 2, 2011) - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced today that the Company's SiPROM 1T-Fuse™ OTP macro family at 130nm has met the requirements of TSMC's rigorous IP9000 Assessment program.
Sidense offers a complete line of off-the-shelf 130nm macros covering bit counts from 8 Kbits to 512 Kbits. The 130nm macro family has been used by customers to replace ROM, store secure keys and handle configuration-specific information for many applications including authentication, USB, HDMI, digital power management, and PC camera controllers.
"As more of our OTP products pass the IP9000 Assessment requirements during the coming months, we continue to give our TSMC foundry services customers assurance that our 1T-Fuse-based OTP will meet the highest level of quality requirements over a wide range of process nodes and variants," said Rhéal Gervais, Vice President of Operations at Sidense.
"The increasing number of new customer designs we have licensed this year is a testament to the confidence our customers have in the quality of our products and the benefits they realize by using our leading memory technology in their new products," added Tom Schild, Sidense's Vice President of Sales and Marketing.
Sidense has licensed its 1T-Fuse-based OTP macros from 180nm to 40nm to over 70 new customer designs in the last four quarters. This success demonstrates the semiconductor industry's rapidly growing acceptance of Sidense's 1T-OTP products as key ingredients in a broad range of devices.
About SiPROM
SiPROM macros are field-programmable, antifuse-based one-time programmable (OTP) memory macros that are based upon Sidense's innovative 1T-Fuse architecture, resulting in the most area-efficient one-transistor bit cell. SiPROM is architected to allow the customer to balance their system needs while making real-time tradeoffs in read speed, power and security to meet a diverse range of application requirements spanning the mobile, PC, consumer, industrial and automotive markets.
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 160 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- NSCore's One-Time Programmable Memory Completes Qualification at TSMC 65nm and 0.18um Technologies
- Sidense Completes TSMC IP9000 Assessment for Non-Volatile Memory (NVM) Product Families
- STMicroelectronics Partners with Kilopass For One-Time Programmable Anti-Fuse NVM Memory
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Sidense's NVM IP Completes TSMC IP9000 Assessment at 90nm Low-Power Process Node
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |