Sarnoff launches IP core strategy for ICs in TV, digital video
Sarnoff launches IP core strategy for ICs in TV, digital video
By Semiconductor Business News
March 12, 2002 (3:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020312S0056
SAN FRANCISCO -- New Jersey-based Sarnoff Corp. today announced a new silicon core strategy to offer intellectual property (IP) design blocks for integrated circuits in TV and digital video applications. The IP core series includes a "smarter" MPEG function, which the company says improves pictures and reduces storage requirements. The IP cores are being made available for licensing to IC makers and consumer electronics, said Sarnoff, which introduced the series and strategy at the Embedded Systems Conference in San Francisco. The IP series covers digital TV and cable demodulation circuits, communication cores, and mixed-signal IP. "We've packaged our video and semiconductor experience into high-performance silicon IP that's easy to implement," said Frank Pantuso, senior vice president at the Princeton, N.J.-based company. "Our IP lets designers and manufacturers launch the MPEG-1, 2, and 4 video products the market wants without wasting ti me and resources developing a specialized technology base in-house." The cores support standard television (North America's NTSC and Europe's PAL formats) and high-definition TV standards, Sarnoff said.
Related News
- Russian SoC Leader MRI Progress Licenses Virage Logic's ARC(R) Video 401V Subsystem for Digital TV Applications
- MosChip Launches System-on-a-Chip (SoC) Processor for Digital Content Management in Camcorders, DVRs, Blu-Ray Disc Recorders, Video Editors and other AV Storage Devices
- NextWave Wireless's ARC-Based Mobile Digital TV Solutions Provide Consumers Ubiquitous Video Access
- Texas Instruments Launches New Development Platform for DaVinci Technology to Speed Development of Digital Video Products
- VXIS Adopts Configurable ARC Video Subsystem For Portable Digital TV Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |