Synopsys and Gain Technology Partner to Deliver Complete USB 2.0 Solution in DesignWare IP Library
Synopsys and Gain Technology Partner to Deliver Complete USB 2.0 Solution in DesignWare IP Library
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Nov. 5, 2001-- Synopsys, Inc. (Nasdaq:SNPS - news), the technology leader for complex IC designs, and Gain Technology, a leader in high-speed analog and mixed-signal communications technology, today announced that Gain's GT3100 USB 2.0 Physical Layer Transceiver (PHY) Core is now part of Synopsys' DesignWare® library. The Gain GT3100 is fully USB 2.0 "Hi-Speed" certified by the USB Implementers Forum, ensuring users of complete interoperability with emerging next-generation USB 2.0 enabled PCs and peripherals. The combination of the Gain GT3100 with Synopsys' DesignWare USB 2.0 device controller MacroCell provides more than 25,000 DesignWare users access to a complete USB 2.0 solution. This is the first analog core to be included in the DesignWare Star IP Program.
"Combining Gain Technology's certified PHY and Synopsys' device controller core in the widely distributed DesignWare library will greatly accelerate the development and deployment of USB 2.0 system-on-chip solutions," said Jason Ziller, USB Implementers Forum chairman. "The fact that these technology and market leaders have come together to offer complete USB 2.0 IP and integration services provides a strong testimony to the tremendous market opportunity for high-speed USB."
The DesignWare USB 2.0 solution includes the fully synthesizable core with a complete verification environment, including bus functional models, monitors and test suites. This device controller core is technology independent and can be targeted to run at all USB 2.0 data rates in FPGAs or ASICs. Design views for the Gain GT3100, including the simulation and timing models are included with the DesignWare USB 2.0 core with no additional fees or royalties. Implementation views, including GDSII, are available for licensing and support from Gain Technology for an additional fee.
"We're pleased to welcome Gain Technology as the first analog IP vendor in the DesignWare Star IP program," said Phil Dworsky, director of marketing and business development, IP and Systems Group at Synopsys. "By combining our respective analog and digital design and reuse expertise, we're able to offer designers a complete and easy-to-use USB 2.0 solution in DesignWare."
Gain's USB-IF "Hi-Speed" Certified GT3100
The GT3100's flexible architecture supports the USB 2.0 480-Mbps protocol and data rate, and is backward compatible to the USB 1.1 protocol at 12-Mbps. At 165mW absolute maximum power dissipation, the GT3100 provides best-in-class power dissipation and is the only solution available for low-power bus powered functions to operate within the 100mA limit imposed by the USB 2.0 standard. Available today as a licensed core, the GT3100 is initially fabricated on TSMC's 0.18-micron CMOS digital logic process. Designers can use the fabricated PHY as part of a two-chip design or incorporate the PHY into a complete SoC.
"As the first analog company to participate in the DesignWare Star IP program, we offer DesignWare users access to our high-performance USB 2.0 GT3100 core," said Steve Millaway, president of Gain Technology. "This relationship allows our customers to quickly build and implement next-generation USB solutions."
Pricing and Availability
Available in Q4 2001, the DesignWare USB 2.0 MacroCell will include the Gain GT3100 design views at no additional charge for DesignWare customers. Implementation views for the GT3100 are licensed and supported through Gain Technology. A DesignWare one-year technology subscription license (TSL) is priced at $26,844.
About Synopsys DesignWare IP Library
DesignWare is the world's leading IP library, in use by more than 25,000 designers. It provides designers with Implementation IP consisting of more than 140 technology-independent components and Verification IP consisting of Bus-Functional Models, Bus Interface Models, and more than 18,500 other verification models, plus MemPro for memory model generation. DesignWare also provides access to high-value IP from leading Star IP providers. Information for DesignWare can be found at http://www.synopsys.com/designware/.
About Gain
Gain Technology Corporation is a privately held fabless semiconductor company that designs, develops and supplies high-performance analog and mixed-signal integrated circuits and intellectual property (IP) cores to semiconductor and systems companies worldwide. The company's products focus on leading edge, high-speed data communications with sophisticated analog content. Gain is headquartered at 2700 W. Broadway Blvd., Tucson, AZ 85745, Ph: (520) 628-9000, Fax: (520) 545-9214. Visit http://www.gain.com for more information.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS - news), headquartered in Mountain View, California, creates leading electronic design automation (EDA) tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits, electronic systems and systems on a chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Contact:
Synopsys, Inc.
Troy Wood, 650/584-5717
twood@synopsys.com
or
Gain Technology
Phil Davies, 520/628-9000 x111
pdavies@gain.com
or
PR contact for Gain Technology
Tim Helms, 925/606-6936
thelms@acuitive.com
Related News
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys' New Designware USB 2.0 nanoPHY IP to Cut Power and Size in Half
- Synopsys DesignWare USB Host and PHY IP Are First To Attain Hi-Speed USB 2.0 Logo Certification
- Gain enters analog IC market with physical-layer transceiver for USB 2.0
- Mentor Graphics and Gain Technology Deliver the First Complete USB 2.0 IP Reference Solution for System-on-Chip Designs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |